


8		7		6		5		4		3		2		1													
1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.														REV		ECN		DESCRIPTION OF REVISION		CK APPD DATE							
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.														5		0047122567		ENGINEERING RELEASED		2023-08-29							
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.																											
LAST_MODIFICATION= Tue Aug 29 09:29:00 2023														LAST_MODIFICATION= Tue Aug 29 09:29:00 2023													
PAGE CSA CONTENTS SYNC DATE														PAGE CSA CONTENTS SYNC DATE													
1 1 Table of Contents eli 10/12/2020														61 140 SENSORS: POWER SUPPORT													
2 2 Reference Design Sync Tables														62 141 SENSORS: THERMAL													
3 3 BOM Configuration														63 144 SENSORS: MOTION T585_REF_IMU_SOVEREIGN_0.16.0													
4 4 PD Parts														64 147 USB-C: Connector(s) vsun 02/15/2023													
5 5 SOC: CONFIG STRAPS T585_REF_SOC_H15G_0.0.27														65 150 USB-C: High Speed ATC0 T585_REF_USBC_LFKA_3PRT_ACE3_0.46.0													
6 6 SOC: MISC T585_REF_SOC_H15G_0.0.27														66 151 USB-C: High Speed ATC1 T585_REF_USBC_LFKA_3PRT_ACE3_0.46.0													
7 7 SOC: RESETS,CLOCKS,DEBUG T585_REF_SOC_H15G_0.0.27														67 152 USB-C: Support 1 ATC01 T585_REF_USBC_LFKA_3PRT_ACE3_0.46.0													
8 8 SOC: GPIOs,NAND,MTP,UART T585_REF_SOC_H15G_0.0.27														68 153 USB-C: Support 2 ATC01 T585_REF_USBC_LFKA_3PRT_ACE3_0.46.0													
9 9 SOC: I2S,I2C,SPI,THROT,CFG T585_REF_SOC_H15G_0.0.27														69 154 USB-C: Port Controller ATC0 T585_REF_USBC_LFKA_3PRT_ACE3_0.46.0													
10 10 SOC: ISP, MIPI T585_REF_SOC_H15G_0.0.27														70 155 USB-C: Port Controller ATC1 T585_REF_USBC_LFKA_3PRT_ACE3_0.46.0													
11 11 SOC: LPDP T585_REF_SOC_H15G_0.0.27														71 156 USB-C: USB2 RPT T585_REF_USBC_LFKA_3PRT_ACE3_0.46.0													
12 12 SOC: PCIE T585_REF_SOC_H15G_0.0.27														72 157 USB-C: Support 3 ATC01 T585_REF_USBC_LFKA_3PRT_ACE3_0.46.0													
13 14 SOC: CIO T585_REF_SOC_H15G_0.0.27														73 159 USB-C: ATC01 REGULATORS T585_REF_VR_RT13_PORTABLES_X5R_0.3.0													
14 19 SOC: SPI NOR, SEP ROM T585_REF_SOC_H15G_0.0.27														74 162 USB-C: PROJECT SUPPORT 10/27/2022													
15 20 SOC: SOURCE TERMS														75 200 WIFI/BT: MODULE T585_REF_WIRELESS_WILLAMETTE_0.36.0													
16 21 SOC: SOURCE TERMS														76 201 WIFI/BT: ANTENNA and GND T585_REF_WIRELESS_WILLAMETTE_0.36.0													
17 22 SOC: DUMMY DAM 12/12/2022														77 220 STORAGE: SSD0 S5E MK2 <0> T585_REF_STORAGE_S5E_MARK2_0.28.0													
18 23 SOC: POWER PCPU T585_REF_SOC_H15G_0.0.27														78 221 STORAGE: SSD0 S5E MK2 <1> T585_REF_STORAGE_S5E_MARK2_0.28.0													
19 24 SOC: POWER ECPU T585_REF_SOC_H15G_0.0.27														79 230 STORAGE: SSD Support													
20 25 SOC: POWER SRAM T585_REF_SOC_H15G_0.0.27														80 234 CAMERA: FLEX CONNECTOR X2818 02/15/2023													
21 26 SOC: POWER GRAPHICS T585_REF_SOC_H15G_0.0.27														81 236 eDP Display Connector X2818 01/31/2023													
22 27 SOC: POWER MEMORY T585_REF_SOC_H15G_0.0.27														82 237 DISPLAY POWER SEQUENCER T585_REF_PANELPWR_BNM_0.9.0													
23 28 SOC: POWER FIXED T585_REF_SOC_H15G_0.0.27														83 238 BEN: CONTROLLER T585_REF_BLC_BEN_0.29_0													
24 29 SOC: POWER VDD12 T585_REF_SOC_H15G_0.0.27														84 239 BEN: PBUS E-Fuse													
25 30 SOC: POWER VDDIO, LOW, CIO T585_REF_SOC_H15G_0.0.27														85 240 PMU: SAN DIEGO T585_REF_PMU_SAN_DIEGO_0.21.0													
26 40 SOC: GND (1 OF 2) T585_REF_SOC_H15G_0.0.27														86 241 PMU: SAN DIEGO SUPPORT													
27 41 SOC: GND (2 OF 2) T585_REF_SOC_H15G_0.0.27														87 243 SECDIS: SAK, AMR+LAS 08/17/2023													
28 50 Secure Element SecureElement 05/22/2023														88 246 AUDIO AMPLIFIERS (1/2) T585_REF_SPKRAMP_SN012776_3.10.0													
29 51 Battery Connector x 818 01/31/2023														89 247 AUDIO AMPLIFIERS (2/2) T585_REF_SPKRAMP_SN012776_3.10.0													
30 52 PBUS SUPPLY & BATTERY CHARGER T585_REF_CHARGER_MANDOLA_MP_THIN_0.9.0														90 248 Audio Connectors 01/31/2023													
31 53 BATTERY CHARGER SUPPORT T585_REF_CHARGER_MANDOLA_MP_THIN_0.9.0														91 250 BLC: KEYBOARD BACKLIGHT T585_REF_BLC_BEN_KBD_ONLY_0.15.0													
32 54 MAGSAFE: CONNECTOR														92 251 Keyboard Support 10/25/2022													
33 55 MAGSAFE: PORT CONTROLLER T585_REF_MAGSAFE_ACE3_0.4.8														93 252 Keyboard Connector 10/26/2022													
34 56 MAGSAFE: CONTROLLER SUPPORT T585_REF_MAGSAFE_ACE3_0.4.5														94 253 TRACKPAD SUPPORT T585_REF_TPAD_IF_PKG_SMALL_0.17.0													
35 57 POWER: 3V8 AON (1/2) T585_REF_VR_ICEMAN_1.59.0														95 254 Trackpad Connector 10/26/2022													
36 58 POWER: 3V8 AON (2/2) T585_REF_VR_ICEMAN_1.59.0														96 259 ---- 04/30/2023													
37 59 POWER: 3V8 AON SUPPORT T585_REF_VR_ICEMAN_1.59.0														97 270 DEBUG													
38 77 SPMU: INPUT PWR, BULK, BSTLQ T585_REF_PMU_STOWE_VALE_H15G_0.37.0														98 281 Desense 1													
39 78 SPMU: LDO, SW T585_REF_PMU_STOWE_VALE_H15G_0.37.0														99 282 Desense 2													
40 79 SPMU: GPIO, VSS T585_REF_PMU_STOWE_VALE_H15G_0.37.0														100 283 Desense 3													
41 80 SPMU: ALIASES, SUPPORT														101 400 POWER ALIASES 1													
42 81 MPMU: INPUT PWR, BUCK 0, 1, 2 T585_REF_PMU_STOWE_VALE_H15G_0.37.0														102 401 POWER ALIASES 2													
43 82 MPMU: BUCK 3, 4, 7, 9, 11, 13, SW T585_REF_PMU_STOWE_VALE_H15G_0.37.0														103 402 POWER ALIASES 3													
44 83 MPMU: LDO T585_REF_PMU_STOWE_VALE_H15G_0.37.0														104 403 POWER ALIASES 4													
45 84 MPMU: MISC CKT, VSS T585_REF_PMU_STOWE_VALE_H15G_0.37.0														105 405 Signal Aliases 1 10/25/2022													
46 85 MPMU: GPIO T585_REF_PMU_STOWE_VALE_H15G_0.37.0														106 406 Signal Aliases 2 10/27/2022													
47 86 MPMU: ALIAS, PULLS														107 420 SOC: ALIASES GPIO													
48 87 MPMU: SUPPORT														108 421 SOC: ALIASES SPI, I2S													
49 88 PMU: SUPPORT - FF														109 423 SOC: ALIASES LPDP RX													
50 121 ---- 04/30/2023														110 424 SOC: ALIASES PCIE, LPDP TX													
51 123 POWER: 5V S2 T585_REF_VR_5V_LTR642_1_LP_0.2.0														111 425 SOC: ALIASES CAMERA, USB, MISC													
52 126 POWER: 5V, 3V3 Support														112 501 17.4 PHYSICAL CSETS													
53 127 POWER: 3V3 S2 951-20715_0.5.0 2022/28/2023														113 502 17.4 SPACING CSETS, ISO													
54 128 Power: Load Switches 10/25/2022														114 503 17.4 SPACING CSETS, CLASS-CLASS													
55 130 I2C: AP, DISP														115 601 BOM: SOC													
56 131 I2C: ISP, AOP, SEP														116 602 BOM: NAND													
57 132 I2C: SMC														117 603 BOM: Prog and Module Parts X2818 06/15/2023													
58 135 SENSORS: POWER HIGH SIDE (1/2)														118 604 BOM: PMU													
59 136 SENSORS: POWER HIGH SIDE (2/2)														119 610 BOM: Alternates 03/15/2023													
60 138 SENSORS: POWER LOW SIDE 10/26/2022														120 611 BOM: Variants													
8		7		6		5		4		3		2		1													

Table of Contents

DRAWING TITLE SCHEM, MLB, X2818

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY
THE BULKY DRAWING IS THE PROPERTY OF APPLE INC. THE REPRODUCED COPY IS THE PROPERTY OF THE FOLLOWING:
1. MAIN: AN: HIS DOCUMENT IN CONFIDENCE
1.0: REPRODUCE OR COPY
1.1: NO: THE BULKY DRAWING IS THE PROPERTY OF APPLE INC. ALL RIGHTS ARE RESERVED.


DRAWING NUMBER 051-09343

SIZE D

BRANCH dvt-1

PAGE 1 OF 801

SHEET 1 OF 121

Table of Contents			
DRAWING FILE		SCHEM, MLB, X2818	
 Apple Inc.	DRAWING NUMBER	051-09343	SHEET D
	REV	5.0.0	
	BRANCH	dvt-1	
	PAGE	1	OF 801
	NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. AND IS TO BE USED FOR THE PURPOSES OF THE FOLLOWING: 1. MAIN ASSEMBLY DOCUMENT IN CONFIDENCE 2. FOR REPRODUCTION OR COPIES 3. FOR THE SALE OR PURCHASE OF WHOLE OR PARTS 4. ALL RIGHTS RESERVED			


Reference Design Sync Tables

SOURCE PROJECT	SUB-DESIGN NAME	SUB-DESIGN PAGES	VERSION	HARD ID	SYNC DATE TIME
T585	REF_SOC_H15G	5-12,14,19,23-30,40-41	0 0 27	H	2023_05_02 11 55 26
T585	REF_SE_JUNG	50	1 3	H	2023_05_16 10 36 04
T5 5	REF_CHARGER_MIMO_LA_MP_BEN	52,53	0 9 0	H	2023_06_0_16 07 41
T585	REF_MAGSAFE_ACE3	55	0 4 8	H	2023_06_15_09 03 14
T585	REF_USB_LFPA_DPT_ACE3	150-157	0 46 0	H	2023_06_01_16 07 27
T585	REF_VB_ICEDMAN	57,58,59	1 59 0	H	2023_05_03_19 56 24
T585	REF_PMI_STONE_VALVE_H15G	77-79,81-85	0 37 0	H	2022_12_01_12 59 11
T585	REF_VR_V5_LTB642_1_LP	123	0 2 0	H	2023_01_24_17 09 32
T585	REF_VR_V3_DISPLAY	127	0 5 0	H	2023_06_15_09 03 47
T585	REF_IMG_SOVEREIGN	144	0 17 0	H	2022_10_24_11 04 03
T585	REF_STORAGE_S5E_MARK2	220,221	0 28 0	S	2023_08_08_16 01 10
T585	REF_PANELPWR_BNN	237	0 9 0	S	2022_10_24_11 04 25
T585	REF_BLC_BEN	238	0 29 0	S	2022_10_24_11 04 36
T585	REF_PMI_SAM_DIEGO	240	0 21 0	S	2022_10_24_11 04 47
T585	REF_SECDDIE_AMB_LAS_H15G	243	0 9 0	H	2023_06_01_16 08 46
T585	REF_SPEKAMP_SMO12776	246,247	3 10 0	H	2022_10_24_11 04 59
T585	REF_VR_H111_PORTABLES_X58	159	0 3 0	H	2023_02_15_14 35 47
T585	REF_WIRELESS_WILLAMETTE	200,201	0 37 0	H	2023_06_15_9 03 33
T585	REF_TP4D_IP_PMG_SMALL	253	0 17 0	S	2023_05_10_10 14 34
T585	REF_BLC_BEN_KRG_ONLY	250	0 15 0	S	2023_06_01_16 07 50

PIN DELAY MAPPING FILE	
DE SIGNER DE UN UN	DATE A ENV
00000	2023_05_16 10 36 04

PART SWAP CONFIGURATION			
REPLACE APN/REFDES	WITH APN	PAGES	DELETE PROPERTY
117800090	117800064	54,55,150-157	?
117800095	117800065	54,55,57,150-157	?
117800122	11 800084	54, 5,15 -157	?
117800129	117800068	54,55,57,150-157	?
11780105	117800068	54,55,57,150-157	?
117800081	118800339	54,55,150-157	?
117800115	118800257	54,55,150-157	?
117800096	117800066	54,55,57,150-157	?
117800130	117800100	54,55,150-157	?
117800124	118800329	54,55,150-157	?
118800334	118800259	54,55,150-157	?
131800003	131800333	54,55,57,150-157	?
117800123	117800101	54,55,150-157	?
117800111	118800292	54,55,150-157	?
117800112	118800332	152	?
131800444	131800170	58	?
118800397	118800263	58	?
118800367	118800306	57	?
#5760_#5763	117800111000 1	57	?
#5760_#5761	117800111000 2	57	?
#5733_#5735	117800111000 4	153	?

10k 0201 -> 01005
100k 020 - 01005
33 0201 - 01005
47k 0201 5% -> 47k 01005 5%
47k 0201 5% -> 47k 01005 5%
5.1k 0201 5% -> 4.98k 01005 1%
200k 0201 5% -> 200k 01005 1%
1M 0201 5% -> 1M 01005 1%
470k 0201 5% -> 470k 01005 5%
33k 0201 5% -> 33k 01005 1%
200 0201 1% -> 200 01005 1%
10pF 0201 -> 10pF 01005 2%
3.3k 5% 0201 -> 3.3k 5% 01005
15 5% 0201 -> 15 1% 01005
1.5k 5% 0201 -> 1.5k 1% 01005
220pF 0201 -> 220pF 01005
1 1% 0201 - 1 1% 01005
2.21k 1% 0201 -> 2.21k 1% 01005
0 0201 -> 0 01005

PAGE 1 LE		SYNC DATE:	
Reference Design Sync Tables			
 Apple Inc.		051-09343	MODE D
NOTICE OF PROPRIETARY PROPERTY		5.0.0	BRANCH
THE N OMA ON CON ANNO HEREIN IS HE PRO ARE AN PROPER OF APPLE INC. THE P SE OR AGREE S RE FOLLOWING I OMAN AN IS DOCUMENT N CONFIDENCE IS NO O REPRODUCE OR COP I RE NO O RE EN IS PUBLISHED IN WHOLE OR PART ALL RGH S RESE ED		dvt-1	PAGE
		2 OF 801	2 OF 121

A

[illegible]

B

BOM GROUP	BOM OPTIONS
BOARD_ID	BOARD_ID_4
PROTOL_BU	BOARD_REV_3,BOARD_REV_2,BOARD_REV_1
PROTOL	BOARD_REV_3,BOARD_REV_2,BOARD_REV_0
EVT1	BOARD_REV_3,BOARD_REV_2
EVT2	BOARD_REV_3,BOARD_REV_1,BOARD_REV_0
DVT	BOARD_REV_3,BOARD_REV_1

Pull-ups BOARD_ID[7:0] 8'b0011_0000
Start at 1 to match board APN Rev.
Pull-downs: 4'b0001
Pull-downs: 4'b0010
Pull-downs: 4'b0011
Pull-downs: 4'b0100
Pull-downs: 4'b0101

©

BOM GROUP	BOM OPTIONS
RF COMMON	SCHEM, PCBF, RF CONN

D

PAR #	Q	DE CRIP ION	REFERENCE DE IONA OR(S)	CRITICAL	BOM OP ION
051-05343	1	SCHEM,MLB,K2818	SCHEM	CRITICAL	SCHEM
020-02855	1	PCBF,MLB,K2818	PCBF	CRITICAL	PCBF
685-00547	1	COMMON PARTS,MLB,K2818	COMMON	CRITICAL	CRN PARTS, BOM
985-02073	1	DEV PARTS,MLB,K2818	DEV1	CRITICAL	DEV PARTS, BOM

⑤

USB-C

ACK_O	IONS	O	INC	UD	IN	NE	S
							USBC SPI ULOCAL
							USBC01 VR5V LATCH NO
							USBC LAPTOP
							PEGS SMALL PITCH
							USBCPC SS CAP
							ACTIV READ0 SMALL PITCH CDRG _M1 & DEM
							DUAL KIS YES
							USBC GATE PACKAGE XSON
							UPCI ROM NO
							UPCI UART PD NO
							LDOM ENABLED
							ATC RTMR ROM WLCSF
							ATC BOUNDARYSCAN NO
							SOC FORCE DFU YES
							SOC FORCE DFU YES XSON

Iceman VR

ACK_O	IONS	O INC	UIDE IN	NE	S
	3V8	ACN	PBUS-18V		
	3V8	ACN	I2C-POR		
	3V8	INDUCTOR	1P5MM		
	3V8	ACN	MLCC-LN		
	3V8	ACN	LG R	YES	
	3V8	ACN	CTRL	PKG	QFN
	3V8	ACN	QA	BGA	

Wireless

ACK_O	ONS	O	NC	UDE	IN	NE	IS
SUNWAY 1P5							
WLBT D2R TP STATEN							
WLBT TP 0P5							

Audio

ACK_O	IONS	OINC	UDE	N	NE	IS
	SPKRAMP	A				
	SPKRAMP	B				
	SPKRAMP	C				
	SPKRAMP	D				
	SPKRAMP	E				
	SPKRAMP	F				
	SPKRAMP	ICC	GB			
	SPKR	CONN	TINY			

USB-C VRs

ACK_O IONS O INC UDE IN NE S
ATC VR PG-RES
ATC VR MLCC-DSCHG
ATC VR DSCHG-EN-R NO

Trackpad Interface

ACK_O	ONS	NC	UDE	IN	NE	IS
IPD RESETS LS LVL SHIFTER						
IPD TOUCH C K SRC MLB BUF						
IPD PACK MTP FUNC1 FLEX:PULLUP						

KBD Backlight

ACK_O IONS O INC UDE N NE IS
BLC KBD IND HGT 1P4

PP3V3_S2 VR

ACK_O	ONS	O INC	UDE	N NE	IS
3V3 S2 PBUS-18V					
3V3 S2 MLCC-LN					
3V3 S2 VOUT-B12					

Charger & MagSa

ACK_O	IONS	O IN	CODE	IN	NE	S
CHGR 72W						
CHGR FBUS18V						
CHGR MLCC-LN						
UPC5 STRAP3 GND						
BATT_CONN TINY						

PP5V_S2 VR

ACK_O	ONS	O	NC	UDE	IN	NE	IS
5V S2 NLCC-LN							
5V S2 THINSTNCL							

Display Backlight

ACK_O	IONS	OINC	IDE	N	NE	IS
	BLC	CBULK	0603			
	BLC	FET	OFF			
	BLC	IND	10UH			
	PANELPWR	MINNIE				
	BLC	FERRITE	YES			
	BLC	FUSE	NO			
	BLC	RF8XX	0201			

SOC

ACK_O	ONS	INC	UDE	N	NE	IS
ONE SIDED						
PCIe GP0						
LPDP INT RCAL						
LPDPX0 RCAL						

San Diego & Disp

ACK_O IONS O INC UIDE IN NE
PMIC SDG VGH ZRBCAP
PMIC SDG VBUCK3 IND LARGE
DISP CONN TINY

PMU

ACK_O	IONS	OINC	UDEINNE	S
	PMU	32K	XOSC	
	PMU	LD02		
	PMU	LD010		
	PBUS	SNS	TLV9051	
	MPMU	VSW2		
	PMU	WLBT	IPD 32K	
	PMU	32K	WLBT	


IMU

ACK_O	IONS	OINC	UDE	NN	S
REFIMU VDD LCFILT					
REFIMU TEST NO					


G

DC RESISTANCE FAI REQUIRED MEASUREMENTS						
ROW IN RE DES NO	IS IN RE DES NO	VA IN RE	OMR(1) ROW 1	OMR(2) ROW 1	OMR(3) ROW 1	OMR(4) ROW 1
LC320 2		12.28		6.28		108
LC320 2	SPRINT 12.28 12.28 12.28 12.28	12.28		6.28		108
JB701 30	2.6 2.6 2.6 2.6	2.62		2.62		108
JB701 30	SPRINT 2.6 2.6 2.6 2.6	2.62		2.62		108
JB 01 31	2.6 2.6 2.6 2.6	2.62		2.62		108
JB 01 31	SPRINT 2.6 2.6 2.6 2.6	2.62		2.62		108
JB702 29	2.6 2.6 2.6 2.6	3.66		3.66		108
JB702 30	2.6 2.6 2.6 2.6	3.66		3.66		108
JB700 30	2.6 2.6 2.6 2.6	3.66		3.66		108
JB700 32	2.6 2.6 2.6 2.6	3.66		3.66		108


A Mounting Holes




B MDB Cowling Bosses




C MagSafe/USB-C Cowling Bosses



D WiFi Module Cowling Boss




E Right Speaker Cowling Boss




F MLB Shield Fence

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
-------------	-----	-------------	---------------	----------	------------



G SOC Thermal Module Bosses



H Antenna Cowling Bosses




I Spacers

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-31591	1	SPACER,MLB,ORIGIN, SMT,X2147	SH04B0		
806-31119	1	SPACER,MLB,SMT,X2147	SH04B1		
806-31120	1	SPACER,MLB,SMT, SML SLOT,X2147	SH04B2		
806-31121	1	SPACER,MLB,SMT, LRG SLOT,X2147	SH04B3		

J Keyboard Bracket


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-45003	1	BRKT,MLB,SMT,X2965	BRKT1	CRITICAL	

K MLB Bracket Slot




PAGE 1 OF 1		SYNCH DATE:	
PD Parts			
Apple Inc.		051-09343	5.0.0
NOTICE OF PROPRIETARY PROPERTY		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. AND IS NOT TO BE DISCLOSED OR REPRODUCED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC.		dvt-1	
PAGE		4 OF 801	
PAGE		4 OF 121	

A BOOT CONFIG ID




SOC BOOT AND POWER ARCH SPEC 1.0.4 TABLE 2.4
STUFF R0503 FOR UNTRUSTED_BOOTCONFIG

B BOARD ID




MLB BOARD_ID[7:0]:
BOARD_ID[7:5] COMES FROM SOC INTERNALLY
BOARD_ID[4:0] ARE THE STRAPS ON MLB, SAMPLED 100US AFTER COLD RESET DEASSERT


C BOARD REV





STUFFING RESISTOR MEANS BIT=0, START AT REV 0001 (match physical rev) AND COUNT UP TO 1111


0001: P1Bu
0010: Proto 1
0011: EVT1
0100: EVT2
0101: DVT
0110:
0111:
1000:
1001:
1010:
1011:
1100:
1101:
1110:
1111:


PAGE 1 LE		
SOC: CONFIG STRAPS		
 Apple Inc.	PROCESSING NUMBER	051-09343
	REV. EDITION	5.0.0
NOTICE OF PROPRIETARY PROPERTY		BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. AND IS NOT TO BE DISCLOSED OR REPRODUCED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF APPLE INC.		dvt-1
PAGE		5 OF 801
PAGE		5 OF 121






PAGE 1 LE		
SOC: RESETS, CLOCKS, DEBUG		
 Apple Inc.	051-09343	REV D
	5.0.0	
NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. NO PART OF THIS DOCUMENT IS TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM APPLE INC.	BRANCH	dvt-1
	PAGE	7 OF 801
	SHEET	7 OF 121







LPDP

OMIT TABLE
CRITICAL
998-26192

U0600
DEV-SOC-1BZ
BGA

SYM 5 OF 26


100	NC SOC LPDP RX AUX D0	BD9	LPDP RX_AUX_D0
100	NC SOC LPDP RX AUX D1	BD10	LPDP RX_AUX_D1
100	NC SOC LPDP RX AUX D2	BD12	LPDP RX_AUX_D2
100	NC SOC LPDP RX AUX D3	BD13	LPDP RX_AUX_D3
100	NC SOC LPDP RX AUX D4	BC9	LPDP RX_AUX_D4
100	NC SOC LPDP RX AUX D5	BC10	LPDP RX_AUX_D5
100	NC SOC LPDP RX AUX D6	BC12	LPDP RX_AUX_D6
100	NC SOC LPDP RX AUX D7	BC13	LPDP RX_AUX_D7
100	LPDP FTCAM DATA P<0>	BB2	LPDP RX_D0_P
100	LPDP FTCAM DATA N<0>	BB1	LPDP RX_D0_N
100	NC SOC LPDP RX D1P	BC2	LPDP RX_D_P
100	NC SOC LPDP RX D1N	BC1	LPDP RX_D_N
100	NC SOC LPDP RX D2P	BF	LPDP RX_D2_P
100	NC SOC LPDP RX D2N	BG	LPDP RX_D2_N
100	NC SOC LPDP RX D3P	BF5	LPDP RX_D3_P
100	NC SOC LPDP RX D3N	BG5	LPDP RX_D3_N
100	NC SOC LPDP RX D4P	BF7	LPDP RX_D_P
100	NC SOC LPDP RX D4N	BG7	LPDP RX_D_N
100	NC SOC LPDP RX D5P	BF8	LPDP RX_D6_P
100	NC SOC LPDP RX D5N	BG8	LPDP RX_D6_N
100	NC SOC LPDP RX D6P	BF10	LPDP RX_D6_P
100	NC SOC LPDP RX D6N	BG10	LPDP RX_D6_N
100	NC SOC LPDP RX D7P	BF11	LPDP RX_D7_P
100	NC SOC LPDP RX D7N	BG11	LPDP RX_D7_N
100	SOC LPDP RX RCAL POS	BD2	LPDP RX0_RCAL_POS
100	SOC LPDP RX RCAL NEG	BD1	LPDP RX0_RCAL_NEG
100	NC SOC LPDP RX1 RCAL POS	BF9	LPDP RX1_RCAL_POS
100	NC SOC LPDP RX1 RCAL NEG	BG9	LPDP RX1_RCAL_NEG

100	LPDP TX_D0_P	BA55	LPDP INT DATA C P<0>
100	LPDP TX_D0_N	BA5	LPDP INT DATA C N<0>
100	LPDP TX_D1_P	AY55	LPDP INT DATA C P<1>
100	LPDP TX_D1_N	AY5	LPDP INT DATA C N<1>
100	LPDP TX_D2_P	AW55	LPDP INT DATA C P<2>
100	LPDP TX_D2_N	AW5	LPDP INT DATA C N<2>
100	LPDP TX_D3_P	AV55	LPDP INT DATA C P<3>
100	LPDP TX_D3_N	AV5	LPDP INT DATA C N<3>
100	LPDP TX_AUX_P	AY52	LPDP INT AUX C P
100	LPDP TX_AUX_N	AY51	LPDP INT AUX C N
100	LPDP TX_RCAL_POS	AW52	SOC LPDP INT RCAL POS
100	LPDP TX_RCAL_NEG	AW51	SOC LPDP INT RCAL NEG
100	LPDP TX_EXT_D0_P	BF13	NC LPDP EXT DATA CP<0>
100	LPDP TX_EXT_D0_N	BG13	NC LPDP EXT DATA CN<0>
100	LPDP TX_EXT_D1_P	BF1	NC LPDP EXT DATA CP<1>
100	LPDP TX_EXT_D1_N	BG1	NC LPDP EXT DATA CN<1>
100	LPDP TX_EXT_D2_P	BF15	NC LPDP EXT DATA CP<2>
100	LPDP TX_EXT_D2_N	BG15	NC LPDP EXT DATA CN<2>
100	LPDP TX_EXT_D3_P	BF16	NC LPDP EXT DATA CP<3>
100	LPDP TX_EXT_D3_N	BG16	NC LPDP EXT DATA CN<3>
100	LPDP TX_EXT_AUX_P	BC15	NC LPDP EXT AUX CP
100	LPDP TX_EXT_AUX_N	BD15	NC LPDP EXT AUX CN
100	LPDP TX_EXT_RCAL_POS	BC16	NC SOC LPDP DEHDMI RCAL POS
100	LPDP TX_EXT_RCAL_NEG	BD16	NC SOC LPDP DEHDMI RCAL NEG
100	DISP_HPD	R50	LPDP INT HPD
100	DISP_EXT_HPD	R51	NC LPDP EXT HPD
100	DISP_SPL_MISO	H1	I2C DISP BKLT SCI
100	DISP_SPL_MOSI	F1	I2C DISP BKLT SDA
100	DISP_SPL_SCLK	E1	NC SPI DISP BKLT CLK R
100	DISP_SPL_SSIN	D	NC SPI DISP BKLT CS L
100	DISP_SPMI_SCLK	G2	NC SPMI DISP BKLT CLK
100	DISP_SPMI_SDATA	G1	NC SPMI DISP BKLT DATA
100	DISP_POL	AF5	NC SOC DISP POL
100	DISP_FSYNC	F 1	NC DISP BKLT FSYNC
100	DISP_LSYNC	G39	DISP BKLT LSYNC
100	DISP_TOUCH_BSYNC0	AF51	NC SOC DISP TOUCH BSYNC0
100	DISP_TOUCH_BSYNC1	AF50	NC SOC DISP TOUCH BSYNC1
100	DISP_TOUCH_EB	AF53	NC SOC DISP TOUCH EB
100	DISP_INT	G 0	NC BKLT BOOST THROTTLE L


RCAL
PLACE NEAR SOC BALL

RCAL
PLACE NEAR SOC BALL


PAGE 1 LE		
SOC: LPDP		
Apple Inc.		051-09343
5.0.0		
dvt-1		
11 OF 801		
11 OF 121		



A SPI ROM




B SEP EEPROM




BOM_COST_GROUP=SOC

PAGE 1 OF 1		
SOC: SPI NOR, SEP ROM		
Apple Inc.	051-09343	5.0.0
	5.0.0	5.0.0
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. AND IS NOT TO BE DISCLOSED OR REPRODUCED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC.		
THIS DOCUMENT IS UNCLASSIFIED		
ALL RIGHTS RESERVED		
19 OF 801		14 OF 121


Ⓐ EUSB Series Resistors & Test Points




Ⓑ DMIC Source Term




Ⓒ UPC SWD Source Term




Ⓓ Secure Element and WiFi SPMI Source Term




Ⓔ NAND SWD Source Term




Ⓕ IPD and ATC SWD Source Term



Ⓖ MIPI PPVDD_FIXED S1 Supply Select




Ⓖ MIPI PPVDD12 Supply Select




Ⓖ Explicit SOC Test Points





Ⓖ UPC DFU Booted




PAGE 1 OF 1		SOC: SOURCE TERMS	
Apple Inc.		051-09343	REV D
NOTICE OF PROPRIETARY PROTECTION		5.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. AND IS NOT TO BE DISCLOSED OR REPRODUCED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC.		branch	dvt-1
		21 OF 801	
		16 OF 121	





PAGE 1 LE		SYNC DATE=12/12/2022	
SOC: DUMMY DAM			
 Apple Inc.		DRAWING NUMBER	051-09343
		REV	D
NOTICE OF PROPRIETARY PROTECTION HE N ORMA ION CON ANED HEREIN IS HE PRO HE AR PROPER OF APPLE INC. HE P RE CHARGES O HE N I OMAN AN IS DOCUMENT N CONF DENCE AND O REPRODUCED OR GP I B NO O RE ELE PUBLISH I N WHOLE OR PAR I ALL RGH IS RESER ED		5.0.0	
		BRANCH	dvt-1
		PAGE	22 OF 801
		FREE	17 OF 121







www.repairlap.com

PAGE 1 LE		SOC: POWER ECU	
 Apple Inc.	051-09343	5.0.0	
	5.0.0	dvt-1	
NOTICE OF PROPRIETARY PROPERTY		24 OF 801	
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. ALL RIGHTS ARE RESERVED.		19 OF 121	







OMIT TABLE
CRITICAL
998-26192

U0600
DEV-SOC-1B2
RGA
SYM 1 OF 26

- AC16 VDD_AMPH_S2
- AC1 VDD_AMPH_S2
- AF16 VDD_AMPH_S2
- AH16 VDD_AMPH_S2
- W VDD_AMPH_S2
- Y19 VDD_AMPH_S2
- Y2 VDD_AMPH_S2
- Y29 VDD_AMPH_S2
- Y32 VDD_AMPH_S2
- Y35 VDD_AMPH_S2
- Y38 VDD_AMPH_S2
- Y 2 VDD_AMPH_S2
- C8 VDD1
- D7 VDD1
- D8 VDD1
- D22 VDD1
- D23 VDD1
- G35 VDD1
- D36 VDD1
- VDD1
- D 9 VDD1
- E22 VDD1
- E36 VDD1
- E 8 VDD1
- P3 VDD1
- VDD1
- P31 VDD1
- P53 VDD1
- B3 VDD2H
- B VDD2H
- B26 VDD2H
- B27 VDD2H
- B3 VDD2H
- B32 VDD2H
- B62 VDD2H
- B63 VDD2H
- F VDD2H
- F6 VDD2H
- F7 VDD2H
- F2 VDD2H
- F26 VDD2H
- F32 VDD2H
- F3 VDD2H
- F5 VDD2H
- F62 VDD2H
- G3 VDD2H
- G5 VDD2H
- G23 VDD2H
- G25 VDD2H
- G27 VDD2H
- G33 VDD2H
- G35 VDD2H
- G 9 VDD2H
- G51 VDD2H
- G53 VDD2H
- H VDD2H
- H6 VDD2H
- H7 VDD2H
- H2 VDD2H
- H26 VDD2H
- H52 VDD2H
- H3 VDD2H
- H50 VDD2H
- H52 VDD2H
- J3 VDD2H
- J5 VDD2H
- J23 VDD2H
- J25 VDD2H
- J27 VDD2H
- J31 VDD2H
- J33 VDD2H
- J36 VDD2H
- J 9 VDD2H
- J51 VDD2H
- J53 VDD2H
- P5 VDD2H
- P6 VDD2H
- P2 VDD2H
- P25 VDD2H
- P33 VDD2H
- P3 VDD2H
- P5 VDD2H
- P5 VDD2H
- A5 VDD2H_SENSE1
- A30 VDD2H_SENSE2
- A VSS_SENSE1
- A29 VSS_SENSE2
- AC 2 VSS_DDR_SENSE
- AA16 VSS_GPU_SENSE
- VDDQL_S1 AA1
- VDDQL_S1 AA 2
- VDDQL_S1 AB 2
- VDDQL_S1 AD12
- VDDQL_S1 AD1
- VDDQL_S1 AE 2
- VDDQL_S1 AE1
- VDDQL_S1 AG12
- VDDQL_S1 B6
- VDDQL_S1 B2
- VDDQL_S1 B3
- VDDQL_S1 B36
- VDDQL_S1 B50
- VDDQL_S1 C3
- VDDQL_S1 C5
- VDDQL_S1 C7
- VDDQL_S1 C23
- VDDQL_S1 C25
- VDDQL_S1 C27
- VDDQL_S1 C33
- VDDQL_S1 C35
- VDDQL_S1 C 9
- VDDQL_S1 C51
- VDDQL_S1 C53
- VDDQL_S1 D
- VDDQL_S1 D6
- VDDQL_S1 D2
- VDDQL_S1 D26
- VDDQL_S1 D32
- VDDQL_S1 D3
- VDDQL_S1 D50
- VDDQL_S1 D62
- VDDQL_S1 E3
- VDDQL_S1 E25
- VDDQL_S1 E27
- VDDQL_S1 E31
- VDDQL_S1 E33
- VDDQL_S1 E51
- VDDQL_S1 E53
- VDDQL_S1 K3
- VDDQL_S1 K5
- VDDQL_S1 K25
- VDDQL_S1 K27
- VDDQL_S1 K31
- VDDQL_S1 K33
- VDDQL_S1 K5
- VDDQL_S1 K53
- VDDQL_S1 L
- VDDQL_S1 L6
- VDDQL_S1 L2
- VDDQL_S1 L26
- VDDQL_S1 L32
- VDDQL_S1 L3
- VDDQL_S1 L50
- VDDQL_S1 L52
- VDDQL_S1 M3
- VDDQL_S1 M5
- VDDQL_S1 M25
- VDDQL_S1 M27
- VDDQL_S1 M31
- VDDQL_S1 M33
- VDDQL_S1 M51
- VDDQL_S1 M53
- VDDQL_S1 N
- VDDQL_S1 N26
- VDDQL_S1 N32
- VDDQL_S1 N52
- VDDQL_S1 P22
- VDDQL_S1 R21
- VDDQL_S1 R22
- VDDQL_S1 T23
- VDDQL_S1 T26
- VDDQL_S1 T27
- VDDQL_S1 T30
- VDDQL_S1 T31
- VDDQL_S1 U32
- VDDQL_S1 U35
- VDDQL_S1 U38
- VDDQL_S1 U 1
- VDDQL_S1 V22
- VDDQL_S1 V23
- VDDQL_S1 V26
- VDDQL_S1 V30
- VDDQL_S1 V31
- VDDQL_S1 V3
- VDDQL_S1 V39
- VDDQL_S1 V 0
- VDDQL_S1 V 2
- VDDQL_S1 AH13

- YSSNS VDD2H 1
- YSSNS VDD2H 2
- YSSNS VSS 1
- YSSNS VSS 2
- YSSNS VDDQ S1
- YSSNS VSS GPU

PAGE 1 LE

SOC: POWER MEMORY

Apple Inc.

051-09343

5.0.0


dvt-1


27 OF 801

22 OF 121

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. ALL RIGHTS ARE RESERVED. NO PART OF THIS DOCUMENT MAY BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM APPLE INC.





PAGE 1 LE		SOC: GND (2 OF 2)	
		051-09343	5.0.0
NOTICE OF PROPRIETARY PROPERTY		dvt-1	
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. AND IS NOT TO BE DISCLOSED OR REPRODUCED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC.		41 OF 801	
ALL RIGHTS RESERVED		27 OF 121	

Juno - Secure Element

AONSW nets will connect to either AON LDOs or dedicated AONSW rails. Consult power arch docs to determine appropriate connectivity.

Form factors should break out GPIO0 to a TP/PP
GPIO 1/2 should be NC'd on Form factors
SE_SYS_GPIO3 (formerly SE_IRQ_WAKE) should be NC'd

Form factors should break out GPIO1 to a TP/PP
and NC-alias GPIO0

PAR #	Q	DESCRIPTION	REFERENCE DESIGNATOR (S)	BOM QTY ON
338800941	1	U5000, SE310S, A0, DEV, 1.0, M02042	U5000	JUNO_A0_DEV
338800956	1	U5000, SE310S, A0, PROD, 1.0, M02042	U5000	JUNO_A0_PROD
338801012	1	U5000, SE310S, A0, V, 1.0, M02042	U5000	JUNO_A0_DEV_DEV
3388 1013	1	U5000, SE310S, A0, PROD, 1.0, M02042	U5000	JUNO_A0_PROD_DEV


<rdar://problem/89368110> [SE310S] Data Sheet
<rdar://problem/90105225> [SE310S] Juno Reference Schematic


BOM_COST_GROUP=SECURE ELEMENT

PAGE 1 LE		Secure Element	
Apple Inc.		051-09343	5.0.0
NOTICE OF PROPRIETARY PROPERTY		dvt-1	
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. NO PART OF THIS DOCUMENT IS TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM APPLE INC.		50 OF 801	
ALL RIGHTS RESERVED		28 OF 121	




MagSafe Connector




MAGSAFE: CONNECTOR		
 Apple Inc.	051-09343	5.0.0
	5.0.0	5.0.0
NOTICE OF PROPRIETARY PROPERTY		
THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION OF APPLE INC. IT IS TO BE KEPT CONFIDENTIAL AND NOT REPRODUCED OR COPIED WITHOUT THE WRITTEN PERMISSION OF APPLE INC.		
PAGE 54 OF 801		
32 OF 121		


OK2PLACE




AARDVARKANOID CONN




CONNECTION TO DCIN




Unused ports and GPIOs



PAGE 1 OF 1			
MAGSAFE: CONTROLLER SUPPORT			
 Apple Inc.	DOCUMENT NUMBER	051-09343	DATE
	REVISION	5.0.0	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. AND IS NOT TO BE DISCLOSED OR REPRODUCED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF APPLE INC.			
THIS DOCUMENT IS UNCLASSIFIED			
NO PART OF THIS DOCUMENT IS TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM APPLE INC.			
ALL RIGHTS RESERVED			
BRANCH		dvt-1	
PAGE		56 OF 801	
SERIES		34 OF 121	

BOM_COST_GROUP=MAGSAFE

3V8 AON CONTROLLER 30A ICC MAX




30A OTP CHANGES DOCUMENTED IN <RDAR/061519509>
BOM5 IS A CONTINUATION OF BOM1 SINCE BOM1'S FROZEN FOR TGA PROGRAMS

PAR #	Q	DESCR P KON	REFERENCE DESIGNA ORN)	CRITICAL	BOM OP ON
353802326	1	IC, A0220011, 3-40 1000 1000000000	05700	CRITICAL	P3V8AON_IC A0
353802472	1	IC, A0220011, 3-40 1000 1000000000	05700	CRITICAL	P3V8AON_IC A1_0080
353802544	1	IC, A0220011, 3-40 1000 1000000000	05700	CRITICAL	P3V8AON_IC A1_0082
353802560	1	IC, A0220011, 3-40 1000 1000000000	05700	CRITICAL	P3V8AON_IC A1_0082
353802576	1	IC, A0220011, 3-40 1000 1000000000	05700	CRITICAL	P3V8AON_IC A1_0083
353802592	1	IC, A0220011, 3-40 1000 1000000000	05700	CRITICAL	P3V8AON_IC A2_0080
353802645	1	IC, A0220011, 3-40 1000 1000000000	05700	CRITICAL	P3V8AON_IC A2_0170


<- 30A BOM OTP TGA PROGRAMS ARE GOING TO RAMP WITH
<- NEW BOM5 OTP FOR FUTURE PROGRAMS

POWER: 3V8 AON (1/2)		051-09343	051-09343
Apple Inc.		5.0.0	5.0.0
NOTICE OF PROPRIETARY PROPERTY		dvt-1	dvt-1
PAGE 57 OF 801		35 OF 121	35 OF 121





Ⓐ PP3V8_AON Current Sensing & Throttling















Based on: rdar://problem/104008096



Ⓑ PP5V_S2 to PP3V8_AON VDRV Connection




PAGE 1 LE			
POWER: 3V8 AON SUPPORT			
	DRAWING NO 051-09343		REV D
	RE BOM		5.0.0
	BRANCH		dvt-1
	PAGE		59 OF 801
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. AND IS NOT TO BE DISCLOSED OR REPRODUCED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC.			
BOM_COST_GROUP=SOC POWER			
PAGE 37 OF 121			





A SPMU GPIO

40	FEUS_AONSW_LCD_FIT_L	==	FEUS_AONSW_LCD_FIT_L	44
	MAKE_BASE=TRUE			
40	NC_SPMU_GPIO_1	==	NC_SPMU_GPIO_1	
	MAKE_BASE=TRUE			
40	NC_SPMU_GPIO_2	==	NC_SPMU_GPIO_2	
	MAKE_BASE=TRUE			
40	NC_SPMU_GPIO_3	==	NC_SPMU_GPIO_3	
	MAKE_BASE=TRUE			
40	NC_SPMU_GPIO_4	==	NC_SPMU_GPIO_4	
	MAKE_BASE=TRUE			
40	NC_SPMU_GPIO_5	==	NC_SPMU_GPIO_5	
	MAKE_BASE=TRUE			
40	NC_SPMU_GPIO_6	==	NC_SPMU_GPIO_6	
	MAKE_BASE=TRUE			
40	SPMU_OPENL_PWM	==	SPMU_OPENL_PWM	41
	MAKE_BASE=TRUE			
40	NC_SPMU_GPIO_8	==	NC_SPMU_GPIO_8	
	MAKE_BASE=TRUE			
40	NC_SPMU_GPIO_9	==	NC_SPMU_GPIO_9	
	MAKE_BASE=TRUE			
40	NC_SPMU_GPIO_10	==	NC_SPMU_GPIO_10	
	MAKE_BASE=TRUE			
40	NC_SPMU_GPIO_11	==	NC_SPMU_GPIO_11	
	MAKE_BASE=TRUE			
40	NC_SPMU_GPIO_12	==	NC_SPMU_GPIO_12	
	MAKE_BASE=TRUE			
40	NC_SPMU_GPIO_13	==	NC_SPMU_GPIO_13	
	MAKE_BASE=TRUE			
40	NC_SPMU_GPIO_14	==	NC_SPMU_GPIO_14	
	MAKE_BASE=TRUE			
40	NC_SPMU_GPIO_15	==	NC_SPMU_GPIO_15	
	MAKE_BASE=TRUE			




B Probe Points

40	SPMU_AMUX_AY	998-0955	PP8000
	MAKE_BASE=TRUE		
40	SPMU_AMUX_BY	998-0955	PP8001
	MAKE_BASE=TRUE		
40	BUCK5_LX0	998-0955	PP8050
	MAKE_BASE=TRUE		
40	BUCK5_LX1	998-0955	PP8051
	MAKE_BASE=TRUE		
40	BUCK6_LX	998-0955	PP8060
	MAKE_BASE=TRUE		
40	BUCK8_LX0	998-0955	PP8080
	MAKE_BASE=TRUE		
40	BUCK8_LX1	998-0955	PP8081
	MAKE_BASE=TRUE		
40	BUCK8_LX2	998-0955	PP8082
	MAKE_BASE=TRUE		
40	BUCK10_LX	998-0955	PP80A0
	MAKE_BASE=TRUE		
40	BUCK12_LX	998-0955	PP80C0
	MAKE_BASE=TRUE		
40	BUCK14_LX	998-0955	PP80E0
	MAKE_BASE=TRUE		
40	SPMU_BSTLQ_LX	998-0955	PP80F0
	MAKE_BASE=TRUE		

C SPMU Quiet GND Connections




D SPMU Input Protection




E SPMU/SOC Throttle PP



F SPMU Sense Connections



D SPMU Open Coil Test



PAGE 1 FILE			
SPMU: ALIASES, SUPPORT			
Apple Inc.	051-09343	5.0.0	80 OF 801
	BRANCH	dvt-1	41 OF 121
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. AND IS NOT TO BE DISCLOSED OR REPRODUCED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC.			
BOM_COST_GROUP=SOC POWER			



*** OK2INTEGRATE ***

OMIT TABLE
998-23524

U8100
STOWE_00
CSF
SYM OF 5

MPMU AMUXTDEV TERM F8 DEV1
MPMU TDEV2 F 3 DEV2
MPMU TDEV3 F9 DEV3
MPMU TDEV4 F11 DEV4
MPMU TDEV5 F12 DEV5
MPMU TDEV6 F12 DEV6
MPMU TDEV7 G9 DEV7
MPMU TDEV8 G8 DEV8

MPMU TCAL E1 TCAL

GND GND E13 BR OK_ID1
GND GND E9 BR OK_ID2

MPMU ADC IN G1 ADC_IN

DCIN ISENSE E11 AMUX_A<0>
DCIN VSENSE E10 AMUX_A<1>
PRUS VSENSE E8 AMUX_A<2>
RMON ISENSE E7 AMUX_A<3>
MPMU AMUX_AY G13 AMUX_AY

P3V8AON IMEAS E12 AMUX_B<0>
P3V8AON VMEAS F6 AMUX_B<1>
P3V8AON HS ISENSE F7 AMUX_B<2>
MPMU OPENL LFF G6 AMUX_B<3>
MPMU AMUX_BY G10 AMUX_BY

PMU ONOFF L N12 BUTTON1
PMU RSLOC RST L L13 BUTTON2
NC MEMU BUTTON3 K 5 BUTTON3
NC MEMU BUTTON4 K13 BUTTON

NC MEMU RESET_IN0 K7 RESET_IN0
SOC WDOG L9 RESET_IN1
UPC PMU RESET 1V2 K5 RESET_IN2
SOC SOCHOT L M9 RESET_IN3

MPMU SHDN K 1 SHDN
MPMU REQUEST DFU L12 REQUEST_DFU
NC MEMU VBUS DET L11 VBUS_DETECT

SPMI NUB MEMU CLK M1 SPMI_SCLK
SPMI NUB MEMU DATA M15 SPMI_SDATA

SGPIO SCLK R P1 SGPIO_SCLK
SGPIO SCLK R N1 SGPIO_SDATA
SGPIO SDATA R P13 SGPIO_READY_REQ

SWD NUB SWDIO MEMU K12 SWD_TMS
GND J1 DFT_CTRL0
SWD NUB SWCLK MEMU J13 DFT_CTRL1
GND H12 DFT_CTRL2

MPMU OTP_SEL N5 OTP_SEL
GND K8 VPP

GPIO12 L1D CLOSED DMIC WARN L
GPIO16 CODEC WAKE L
GPIO2 M11 IPD OCP FLT
GPIO3 CHGR AUX OK
GPIO10 NC MEMU GPIO 4
GPIO16 WLST WAKE
GPIO16 IPD PWR EN
GPIO17 MEMU OPENL PWM
GPIO17 IPD TOUCH RESET L
GPIO16 NC MEMU GPIO 9
GPIO16 LCO PWR EN
GPIO1 P11 NC MEMU GPIO 11
GPIO12 PVDDL PWR EN
GPIO13 WLST PWR EN
GPIO1 IPD WAKE L
GPIO16 SF PWR EN R
GPIO16 AMR LVS PMU
GPIO17 NANDO LFB L
GPIO16 BL PWR EN
GPIO16 P3V8AON LFM
GPIO16 P3V8AON PWR EN
GPIO10 NC MEMU GPIO 21
GPIO22 SE LFM
GPIO22 NC MEMU GPIO 23
GPIO2 IPD MCU RESET L
GPIO26 NC MEMU GPIO 25
GPIO26 NC MEMU GPIO 26

GPIO12 L1D CLOSED DMIC WARN L

GPIO16 CODEC WAKE L

GPIO2 M11 IPD OCP FLT

GPIO3 CHGR AUX OK

GPIO10 NC MEMU GPIO 4

GPIO16 WLST WAKE

GPIO16 IPD PWR EN

GPIO17 MEMU OPENL PWM

GPIO17 IPD TOUCH RESET L

GPIO16 NC MEMU GPIO 9

GPIO16 LCO PWR EN

GPIO1 P11 NC MEMU GPIO 11

GPIO12 PVDDL PWR EN

GPIO13 WLST PWR EN

GPIO1 IPD WAKE L

GPIO16 SF PWR EN R

GPIO16 AMR LVS PMU

GPIO17 NANDO LFB L

GPIO16 BL PWR EN

GPIO16 P3V8AON LFM

GPIO16 P3V8AON PWR EN

GPIO10 NC MEMU GPIO 21

GPIO22 SE LFM

GPIO22 NC MEMU GPIO 23

GPIO2 IPD MCU RESET L

GPIO26 NC MEMU GPIO 25

GPIO26 NC MEMU GPIO 26

GPIO12 L1D CLOSED DMIC WARN L

GPIO16 CODEC WAKE L

GPIO2 M11 IPD OCP FLT

GPIO3 CHGR AUX OK

GPIO10 NC MEMU GPIO 4

GPIO16 WLST WAKE

GPIO16 IPD PWR EN

GPIO17 MEMU OPENL PWM

GPIO17 IPD TOUCH RESET L

GPIO16 NC MEMU GPIO 9

GPIO16 LCO PWR EN

GPIO1 P11 NC MEMU GPIO 11

GPIO12 PVDDL PWR EN

GPIO13 WLST PWR EN

GPIO1 IPD WAKE L

GPIO16 SF PWR EN R

GPIO16 AMR LVS PMU

GPIO17 NANDO LFB L

GPIO16 BL PWR EN

GPIO16 P3V8AON LFM

GPIO16 P3V8AON PWR EN

GPIO10 NC MEMU GPIO 21

GPIO22 SE LFM

GPIO22 NC MEMU GPIO 23

GPIO2 IPD MCU RESET L

GPIO26 NC MEMU GPIO 25

GPIO26 NC MEMU GPIO 26

GPIO12 L1D CLOSED DMIC WARN L

GPIO16 CODEC WAKE L

GPIO2 M11 IPD OCP FLT

GPIO3 CHGR AUX OK

GPIO10 NC MEMU GPIO 4

GPIO16 WLST WAKE

GPIO16 IPD PWR EN

GPIO17 MEMU OPENL PWM

GPIO17 IPD TOUCH RESET L

GPIO16 NC MEMU GPIO 9

GPIO16 LCO PWR EN

GPIO1 P11 NC MEMU GPIO 11

GPIO12 PVDDL PWR EN

GPIO13 WLST PWR EN

GPIO1 IPD WAKE L

GPIO16 SF PWR EN R

GPIO16 AMR LVS PMU

GPIO17 NANDO LFB L

GPIO16 BL PWR EN

GPIO16 P3V8AON LFM

GPIO16 P3V8AON PWR EN

GPIO10 NC MEMU GPIO 21

GPIO22 SE LFM

GPIO22 NC MEMU GPIO 23

GPIO2 IPD MCU RESET L

GPIO26 NC MEMU GPIO 25

GPIO26 NC MEMU GPIO 26

GPIO12 L1D CLOSED DMIC WARN L

GPIO16 CODEC WAKE L

GPIO2 M11 IPD OCP FLT

GPIO3 CHGR AUX OK

GPIO10 NC MEMU GPIO 4

GPIO16 WLST WAKE

GPIO16 IPD PWR EN

GPIO17 MEMU OPENL PWM

GPIO17 IPD TOUCH RESET L

GPIO16 NC MEMU GPIO 9

GPIO16 LCO PWR EN

GPIO1 P11 NC MEMU GPIO 11

GPIO12 PVDDL PWR EN

GPIO13 WLST PWR EN

GPIO1 IPD WAKE L

GPIO16 SF PWR EN R

GPIO16 AMR LVS PMU

GPIO17 NANDO LFB L

GPIO16 BL PWR EN

GPIO16 P3V8AON LFM

GPIO16 P3V8AON PWR EN

GPIO10 NC MEMU GPIO 21

GPIO22 SE LFM

GPIO22 NC MEMU GPIO 23

GPIO2 IPD MCU RESET L

GPIO26 NC MEMU GPIO 25

GPIO26 NC MEMU GPIO 26

GPIO12 L1D CLOSED DMIC WARN L

GPIO16 CODEC WAKE L

GPIO2 M11 IPD OCP FLT

GPIO3 CHGR AUX OK

GPIO10 NC MEMU GPIO 4

GPIO16 WLST WAKE

GPIO16 IPD PWR EN

GPIO17 MEMU OPENL PWM

GPIO17 IPD TOUCH RESET L

GPIO16 NC MEMU GPIO 9

GPIO16 LCO PWR EN

GPIO1 P11 NC MEMU GPIO 11

GPIO12 PVDDL PWR EN

GPIO13 WLST PWR EN

GPIO1 IPD WAKE L

GPIO16 SF PWR EN R

GPIO16 AMR LVS PMU

GPIO17 NANDO LFB L

GPIO16 BL PWR EN

GPIO16 P3V8AON LFM

GPIO16 P3V8AON PWR EN

GPIO10 NC MEMU GPIO 21

GPIO22 SE LFM

GPIO22 NC MEMU GPIO 23

GPIO2 IPD MCU RESET L

GPIO26 NC MEMU GPIO 25

GPIO26 NC MEMU GPIO 26

GPIO12 L1D CLOSED DMIC WARN L

GPIO16 CODEC WAKE L

GPIO2 M11 IPD OCP FLT

GPIO3 CHGR AUX OK

GPIO10 NC MEMU GPIO 4

GPIO16 WLST WAKE

GPIO16 IPD PWR EN

GPIO17 MEMU OPENL PWM

GPIO17 IPD TOUCH RESET L

GPIO16 NC MEMU GPIO 9

GPIO16 LCO PWR EN

GPIO1 P11 NC MEMU GPIO 11

GPIO12 PVDDL PWR EN

GPIO13 WLST PWR EN

GPIO1 IPD WAKE L

GPIO16 SF PWR EN R

GPIO16 AMR LVS PMU

GPIO17 NANDO LFB L

GPIO16 BL PWR EN

GPIO16 P3V8AON LFM

GPIO16 P3V8AON PWR EN

GPIO10 NC MEMU GPIO 21

GPIO22 SE LFM

GPIO22 NC MEMU GPIO 23

GPIO2 IPD MCU RESET L

GPIO26 NC MEMU GPIO 25

GPIO26 NC MEMU GPIO 26

GPIO12 L1D CLOSED DMIC WARN L

GPIO16 CODEC WAKE L

GPIO2 M11 IPD OCP FLT

GPIO3 CHGR AUX OK

GPIO10 NC MEMU GPIO 4

GPIO16 WLST WAKE

GPIO16 IPD PWR EN

GPIO17 MEMU OPENL PWM

GPIO17 IPD TOUCH RESET L

GPIO16 NC MEMU GPIO 9

GPIO16 LCO PWR EN

GPIO1 P11 NC MEMU GPIO 11

GPIO12 PVDDL PWR EN

GPIO13 WLST PWR EN

GPIO1 IPD WAKE L

GPIO16 SF PWR EN R

GPIO16 AMR LVS PMU

GPIO17 NANDO LFB L

GPIO16 BL PWR EN

GPIO16 P3V8AON LFM

GPIO16 P3V8AON PWR EN

GPIO10 NC MEMU GPIO 21

GPIO22 SE LFM

GPIO22 NC MEMU GPIO 23

GPIO2 IPD MCU RESET L

GPIO26 NC MEMU GPIO 25

GPIO26 NC MEMU GPIO 26

GPIO12 L1D CLOSED DMIC WARN L

GPIO16 CODEC WAKE L

GPIO2 M11 IPD OCP FLT

GPIO3 CHGR AUX OK

GPIO10 NC MEMU GPIO 4

GPIO16 WLST WAKE

GPIO16 IPD PWR EN

GPIO17 MEMU OPENL PWM

GPIO17 IPD TOUCH RESET L

GPIO16 NC MEMU GPIO 9

GPIO16 LCO PWR EN

GPIO1 P11 NC MEMU GPIO 11

GPIO12 PVDDL PWR EN

GPIO13 WLST PWR EN

GPIO1 IPD WAKE L

GPIO16 SF PWR EN R

GPIO16 AMR LVS PMU

GPIO17 NANDO LFB L

GPIO16 BL PWR EN

GPIO16 P3V8AON LFM

GPIO16 P3V8AON PWR EN

GPIO10 NC MEMU GPIO 21

GPIO22 SE LFM

GPIO22 NC MEMU GPIO 23

GPIO2 IPD MCU RESET L

GPIO26 NC MEMU GPIO 25

GPIO26 NC MEMU GPIO 26

GPIO12 L1D CLOSED DMIC WARN L

GPIO16 CODEC WAKE L

GPIO2 M11 IPD OCP FLT

GPIO3 CHGR AUX OK

GPIO10 NC MEMU GPIO 4

GPIO16 WLST WAKE

GPIO16 IPD PWR EN

GPIO17 MEMU OPENL PWM

GPIO17 IPD TOUCH RESET L

GPIO16 NC MEMU GPIO 9

GPIO16 LCO PWR EN

GPIO1 P11 NC MEMU GPIO 11

GPIO12 PVDDL PWR EN

GPIO13 WLST PWR EN

GPIO1 IPD WAKE L

GPIO16 SF PWR EN R

GPIO16 AMR LVS PMU

GPIO17 NANDO LFB L

GPIO16 BL PWR EN

GPIO16 P3V8AON LFM

GPIO16 P3V8AON PWR EN

GPIO10 NC MEMU GPIO 21

GPIO22 SE LFM

GPIO22 NC MEMU GPIO 23

GPIO2 IPD MCU RESET L

GPIO26 NC MEMU GPIO 25

GPIO26 NC MEMU GPIO 26

GPIO12 L1D CLOSED DMIC WARN L

GPIO16 CODEC WAKE L

GPIO2 M11 IPD OCP FLT

GPIO3 CHGR AUX OK

GPIO10 NC MEMU GPIO 4


GPIO16 WLST WAKE

GPIO16 IPD PWR EN


GPIO17 MEMU OPENL PWM

GPIO17 IPD TOUCH RESET L

A MPMU Misc Aliases



B SPMU Misc Aliases




C PMU AMR Test



PAGE 1 LE	
PMU: SUPPORT - FF	
Apple Inc.	051-09343
5.0.0	
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. AND IS NOT TO BE DISCLOSED OR REPRODUCED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC.	
THIS DOCUMENT IS UNCLASSIFIED	
DATE 08/01/01 BY 0000	
PAGE 88 OF 801	
49 OF 121	

8	7	6	5	4	3	2	1
D							
C							
B							
A							
8	7	6	5	4	3	2	1

Intentionally Blank

PAGE TITLE		-----	
 Apple Inc.		ORIGINATOR NUMBER 051-09343	MODE D
NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. ANY REPRODUCTION HEREOF WITHOUT THE WRITTEN PERMISSION OF APPLE INC. IS STRICTLY PROHIBITED. THIS DOCUMENT IS UNCLASSIFIED DATE 05/01/01 BY 60322 UCBAW/STP		REVISION 5.0.0	
		BRANCH dvt-1	
		PAGE 121 OF 801	
		PAGE 50 OF 121	

* OK2INTEGRATE *


5V_S2 voltage regulator (Low power option)

SET ONE OPTION FOR THE MLCC CAPS
PACK_OPTION=5V_S2_MLCC-STD
PACK_OPTION=5V_S2_MLCC-LN

SET ONE OPTION FOR UC300
PACK_OPTION=5V_S2_THINSTNCL
PACK_OPTION=5V_S2_THICKSTNCL


Startup time MIN/TYP/MAX 4 3/7 9/15.9 ms

Vout=5.15V
EDC=5.85A
F=1.5MHz




POWER: 5V S2	
Apple Inc.	051-09343
5.0.0	
NOTICE OF PROPRIETARY PROPERTY	
123 OF 801	
51 OF 121	

Ⓐ PP5V_S2 Discharge Circuit



Ⓑ P5VS2_PWR_EN Control Logic




PAGE 1 LE		POWER: 5V, 3V3 Support	
Apple Inc.		051-09343	Rev D
NOTICE OF PROPRIETARY PROPERTY		5.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. AND IS NOT TO BE DISCLOSED OR REPRODUCED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC.		BRANCH	dvt-1
PAGE		126 OF 801	
BOM_COST_GROUP=PLATFORM POWER		52 OF 121	

* OK2INTEGRATE *


3V3_S2 VR

SET ONE OPTION FOR MLCC CAPS
PACK_OPTION=3V3_S2_MLCC-STD
PACK_OPTION=3V3_S2_MLCC-LN




POWER: 3V3 S2	
Apple Inc.	051-09343
REVISION	5.0.0
BRANCH	dvt-1
PAGE	127 OF 801
SHEET	53 OF 121

A PP3V3_S2_HOLD_IPD LDO




RC Delay: 25.5 ms
Current Limit: 350mA
Host-Controlled (EN = MPMU GPIO6, 1.8V LVCMOS (PP1V8_AON))
\$X2203GHUB/mlb/sim/tspice/ocp_rc_filters/ocp_filters.asc

B PP5V_S2_HOLD_IPD Load Switch & e-Fuse




RC Delay: 4.7 ms
Current Limit: 490mA
RLIM = 2000 (490mA - 40mA) = 4.44k (4.42k)
/FLT Open Drain
Host-Controlled (EN = MPMU GPIO6, 1.8V LVCMOS (PP1V8_AON))
\$X2203GHUB/mlb/sim/tspice/ocp_rc_filters/ocp_filters.asc

C PPBUS_AONSW_IPD Load Switch & e-Fuse




Current Limit: 3A
RLIM = 2000 / (3A - 0.04A) = 676 (665)
/FLT Open Drain
Host-Controlled (EN = MPMU GPIO6, 1.8V LVCMOS (PP1V8_AON))


D IPD_OCP_FLT Control Logic



E PP1V8_S2SW Load Switch



F IPD_PWR_EN Gating Logic




10/25/2022			
Power: Load Switches			
Apple Inc.	051-09343	5.0.0	
NOTICE OF PROPRIETARY PROPERTY	BRANCH	dvt-1	
THIS DOCUMENT IS THE PROPERTY OF APPLE INC. IT IS TO BE USED ONLY FOR THE PURPOSES SPECIFIED HEREIN. IT IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC.	PAGE	128 OF 801	
	SHEET	54 OF 121	

Ⓐ AP_I2C0 - I2C Interface (Unused)


Ⓑ AP_I2C1 - I2C Interface

MASTER	NUMBER	SPEED	7-BIT ADDR	8-BIT ADDR (R)	DEVICE
AP	1	400 kHz	0X38	0X71	Left SpkAmp A
AP	1	400 kHz	0X39	0X73	Left SpkAmp B
AP	1	400 kHz	0X3A	0X75	Left SpkAmp C




Ⓒ AP_I2C2 - I2C Interface

MASTER	NUMBER	SPEED	7-BIT ADDR	8-BIT ADDR (R)	DEVICE
AP	2	100 kHz/400 kHz	0X18	0X31	RTL3 Port 0
AP	2	100 kHz/400 kHz	0X19	0X33	RTL3 Port 1



Ⓓ AP_I2C3 - I2C Interface


MASTER	NUMBER	SPEED	7-BIT ADDR	8-BIT ADDR (R)	DEVICE
AP	3	400 kHz	0X3B	0X77	Right SpkAmp D
AP	3	400 kHz	0X3C	0X79	Right SpkAmp E
AP	3	400 kHz	0X3D	0X7B	Right SpkAmp F
AP	3	400 kHz	0X4B	0X97	CODEC



Ⓔ AP_I2C4 - I2C Interface (Unused)

Ⓕ DISP_I2C - I2C Interface


MASTER	NUMBER	SPEED	7-BIT ADDR	8-BIT ADDR (R)	DEVICE
DISP	0	100 kHz	0X2F	0X5F	Minnie Main Drive



I2C: AP, DISP			
Apple Inc.		051-09343	Rev D
NOTICE OF PROPRIETARY PROPERTY		5.0.0	
THIS DOCUMENT CONTAINS INFORMATION THAT IS THE PROPERTY OF APPLE INC. AND IS UNCLASSIFIED.		branch	dvt-1
PAGE 130 OF 801		55 OF 121	

Ⓐ ISP_I2C0 - I2C Interface


MASTER	NUMBER	SPEED	7-BIT ADDR	8-BIT ADDR (R)	DEVICE
ISP	0	400 kHz	0X10	0X21	Camera PMIC
ISP	0	400 kHz	0X36	0X6D	Image Sensor



Ⓑ ISP_I2C1 - I2C Interface (Unused)

Ⓒ AOP_I2CM0 - I2C Interface

MASTER	NUMBER	SPEED	7-BIT ADDR	8-BIT ADDR (R)	DEVICE
AOP	0	400 kHz	0X48	0X91	TMF108
AOP	0	400 kHz	0X29	0X53	TETRA2 ALS




Ⓓ AOP_I2CM1 - I2C Interface (Unused)

Ⓔ AOP_I2CM2 - I2C Interface (Unused)

Ⓕ SEP_I2C0 - I2C Interface

MASTER	NUMBER	SPEED	7-BIT ADDR	8-BIT ADDR (R)	DEVICE
SEP	0	400 kHz/1 MHz	0X71	0X83	SEP Custom App
SEP	0	400 kHz/1 MHz	0X51	0XA3	SEP EEPROM App

I2C Pull-Ups at EEPROM (U1950)

PAGE 1 OF 1		I2C: ISP, AOP, SEP		
	Apple Inc.		ORIGINAL NUMBER 051-09343	BOOK D
	NOTICE OF PROPRIETARY PROPERTY		REVISION 5.0.0	
	THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. AND IS NOT TO BE DISCLOSED OR REPRODUCED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC.		BROADCAST dvt-1	
	1. OWN AND / OR DISSEMINATE IN ANY MANNER 2. REPRODUCE OR DISSEMINATE IN ANY MANNER 3. REPRODUCE OR DISSEMINATE IN ANY MANNER 4. REPRODUCE OR DISSEMINATE IN ANY MANNER		PAGE 131 OF 801	
		SHEET 56 OF 121		

A SMC_I2C0 - I2C Interface (Unused)


I2CM0 Aliases on CSA 406

B SMC_I2C1 - I2C Interface

MASTER	NUMBER	SPEED	7-BIT ADDR	8-BIT ADDR (R)	DEVICE
SMC	1	100 kHz	0X09	0X13	Mendota Charger
SMC	1	100 kHz	0X0B	0X17	Battery BMS
SMC	1	100 kHz	0X40	0X81	INA233 - U201
SMC	1	100 kHz	0X44	0X89	INA233 - U202
SMC	1	100 kHz	0X40	0X81	INA236 - U201
SMC	1	100 kHz	0X41	0X83	INA236 - U202
SMC	1	100 kHz	0X42	0X85	INA236 - U203
SMC	1	100 kHz	0X43	0X87	INA236 - U204
SMC	1	100 kHz	0X20	0X41	SMC Feature ID Register


PAR #	Q	DESCRIP	ON	REFERENCE DES GNA OR S	BOM OP ION
117800099	2	R85, TX, 2.2K OHM, 5%, 1/20W, 0201		R0200, R0201	I2C_PWR_PU MEGA
117800123	2	R85, TX, 3.3K OHM, 5%, 1/20W, 0201		R0202, R0203	I2C_PWR_PU TINY

PAR #	Q	DESCRIP	ON	REFERENCE DES GNA OR S	BOM OP ION
117800099	2	R85, TX, 10K OHM, 5%, 1/20W, 0201		R0200, R0201	I2C_PWR_PU MEGA
117800087	2	R85, TX, 4.7K OHM, 5%, 1/20W, 0201		R0202, R0203	I2C_PWR_PU MEGA




C SMC_I2C2 - I2C Interface

MASTER	NUMBER	SPEED	7-BIT ADDR	8-BIT ADDR (R)	DEVICE
SMC	2	100 KHZ	0X48	0X91	MCB - TMP468




D SMC_I2C3 - I2C Interface

MASTER	NUMBER	SPEED	7-BIT ADDR	8-BIT ADDR (R)	DEVICE
SMC	3	100 KHZ	0X4C	0X99	PAUSE - TempSense




E SMC_I2C4 - I2C Interface (Unused)




PAGE 1 LE		
I2C: SMC		
Apple Inc.		051-09343
5.0.0		
NOTICE OF PROPRIETARY PROPERTY		
THE N OMA ON CON ANED HEREIN IS HE		
PRO ARE AR PROPRI OF APPLE INC		
THE P SE OR ADRES OF HE FOLLOWING		
I OMAN AN IS DOCUMENT N CONFIDENCE		
B NO O REPRODUCE OR COP I		
B NO O RE EN N PUBLISHE IN WHOLE OR PAR		
I ALL RGH B RESE ED		
BOM_COST_GROUP=SENSORS		
132 OF 801		
57 OF 121		

A 5V S2 VR High Side Current Sensor (IO5R)




\$X22203GHUB/mlb/sim/ltspace/io5r_p5vs2_hs_iseense/io5r_p5vs2_hs_iseense.asc

B 3V3 SW LCD VR High Side Current Sensor (IO3R)




\$X22203GHUB/mlb/sim/ltspace/io3r_p3v3s2_hs_iseense/io3r_p3v3s2_hs_iseense.asc

C PPBUS Voltage Sensor (VP0R)




\$X22203GHUB/mlb/sim/ltspace/vp0r_sense/vp0r_pbus_vsense_pulse_diodesinc.asc
\$X22203GHUB/mlb/sim/ltspace/vp0r_sense/vp0r_pbus_vsense_pulse_onsemi.asc


D DCIN Voltage Sensor (VD0R)



E DCIN Current Sensor (ID0R)




F BMON Current Sensor (IPBR)



PAGE 1 OF 1		
SENSORS: POWER HIGH SIDE (1/2)		
Apple Inc.	051-09343	Rev D
	5.0.0	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. AND IS NOT TO BE DISCLOSED OR REPRODUCED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC.		
THIS DOCUMENT IS UNCLASSIFIED		
NO PART OF THIS DOCUMENT IS TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC.		
ALL RIGHTS RESERVED		
BOM_COST_GROUP=SENSORS		135 OF 801
		58 OF 121


A LCD Backlight High Side Current Sensor (IBLR)

GAIN 50X, EDP 0.150 A @ 46 V
RSENSE 0.025 (RP800) OR SHORT
VSENSE 22.549 mV
SPMU AMUX_A<3>
RC Time Constant 2.12 ms



\$X2203GHUB/mlb/sim/ltslice/iblr_lcdblkt_hs_isense/iblr_lcdblkt_hs_isense.asc

C Iceman Voltage Sensor (VMVC)



D Iceman LS Current Sensor (IMVC)


See CSA 59

RC Time Constant 21.22 ms
EDP 30 A
MPMU, AMUX_B<0>


PAGE 1 LE		
SENSORS: POWER HIGH SIDE (2/2)		
Apple Inc.	051-09343	MADE IN CHINA
	5.0.0	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. AND IS NOT TO BE DISCLOSED OR REPRODUCED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC.		
THIS DOCUMENT IS UNCLASSIFIED		
PAGE 136 OF 801		
59 OF 121		

A ADC Input Aliases


LEADER PMU AMUX ALIAS



FOLLOWER PMU AMUX ALIAS



B SOC Sense Lines




C Unused MPMU AMUX/TDEV Termination

RECOMMENDED NOT TO LEAVE AMUX/TDEV FLOATING.



D Unused SPMU AMUX/TDEV Termination


RECOMMENDED NOT TO LEAVE AMUX/TDEV FLOATING.



E IV Sensor Ground Reference Aliases

FOLLOWER PMU ADC Ground Alias




PAGE 1 OF 1			
SENSORS: POWER SUPPORT			
	PART NUMBER		051-09343
	REV		D
	REV DESCRIPTION		5.0.0
	BOM COST GROUP		dvt-1
PAGE 140 OF 801			
SHEET 61 OF 121			

A Leader PMU TDEV1 (Txxx)

MPMU AMUXTDEV TERM
NAME_BASE=VDD


B Leader PMU TDEV2 (Tm0B)

Location: Ambient




C Leader PMU TDEV3 (TIOP)

Location: Thunderbolt Proximity



D Leader PMU TDEV4 (TW0P)

Location: Wireless Proximity



E Leader/Follower PMU VSS Connection

PLACE_NEAR=U8100 J11.5MM

XWE100

THMSNS MPMU VSS

998-0313

PLACE_NEAR=U7700 C6.5MM


XWE1A0

THMSNS SPMU VSS

998-0313


F Leader PMU TDEV5 (TPMP)

Location: Leader PMU Proximity




G Leader PMU TDEV6 (T5SP)

Location: PP5V_S2 (UC300)




H Leader PMU TDEV7 (TCHP)

Location: Charger Proximity



I Leader PMU TDEV8 (TMVR)

Location: Main VR (PP3V8_AON_VDDMAIN)




J Follower PMU TDEV1 (Txxx)

SPMU AMUXTDEV TERM
NAME_BASE=VDD

K Follower PMU TDEV2 (TH0T)

Location: NAND Proximity




L Follower PMU TDEV3 (Txxx)

SPMU AMUXTDEV TERM
NAME_BASE=VDD


M Follower PMU TDEV4 (TSCD)


Location: SOC Proximity



N Follower PMU TDEV5 (TPSP)

Location: Follower PMU Proximity




PAGE 1 LE		
SENSORS: THERMAL		
 Apple Inc.	051-09343	Rev D
	5.0.0	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. AND IS NOT TO BE DISCLOSED OR REPRODUCED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC.		
THIS DOCUMENT IS UNCLASSIFIED		
141 OF 801		
62 OF 121		

A Sovereign Accelerometer and Gyroscope


Datasheet Radar:

*** OK2INTEGRATE ***



MFG: Bosch
MPN: BM1284AA
APN: 338S00715
URL: <https://www.bosch-sensortec.com/products/motion-sensors/imus/>
Radar: <https://www.bosch-sensortec.com/products/motion-sensors/imus/> (Sovereign: Datasheet)

B Test Points




C Sovereign BOM Options

PAR #	Q	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRI ICAL	BOM OPT ION
338S00715	1	IC, SOVEREIGN, BM1284, AA, LGA16	UE400	CRITICAL	REFIND_IC BM1284
338S00849	1	IC, SOVEREIGN, BM1286, AA, LGA16	UE400	CRITICAL	REFIND_IC BM1286
117800129	1	RES, 7K, 47K OHM, 01, 1/20M, 0201	RE400	CRITICAL	REFIND_RE400 47K
118800521	1	RES, 7K, 30K OHM, 01, 1/20M, 0201	RE400	CRITICAL	REFIND_RE400 30K



Left Rear Port

FOR POR, VERIFY 20% TOLERANCE ON 0.22UF AC COUPLING CAP IS OK














FOR POR, VERIFY 20% TOLERANCE ON 0.22UF AC COUPLING CAP IS OK



Left Front Port












BOM_COST_GROUP=USB-C

PAGE 1 LE		02/15/2023	
V\$U\$		USB-C: Connector(s)	
Apple Inc.		051-09343	
NOTICE OF PROPRIETARY PROPERTY		5.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. AND IS NOT TO BE DISCLOSED OR REPRODUCED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC.		dvt-1	
PAGE		147 OF 801	
SHEET		64 OF 121	







pick: "UPC1_ROM:NO" and "UPC1_UART_PD:NO"




for programming OTP.




PAGE 1 LE		USB-C: Support 1 ATC01	
 Apple Inc.	DRAWING NUMBER		REV
	051-09343		<input checked="" type="checkbox"/>
NOTICE OF PROPRIETARY PROPERTY HE IN ORAMA ION CAN ANED HEREIN IS HE AND HE AN PROPRIETOR OF APRIUE INC. HE P F S OR AGREES O HE FOLLOWING 1 OMAN IN AN I ORATION, NO CONFERENCE IF NO O REPRODUCE OR COP : IF NO O RE ALLE IN PUBLISHE IN WHOLE OR PAR ALL ECH OR REE ECH		5.0.0	
		BRANCH	
		dvt-1	
		PAGE	
		152 OF 801	
		SHEET	
		67 OF 121	

*** REFERENCE ONLY ***

UPC 0 is the Debug Port




UPC 1 GPIOs




ATCRTMR Boot Config

(2 0) [011] 30Mhz OSPI and Test Mode Enabled
POR config should be [010] Test Mode Disabled




PAR #	Q	DESCRIPTION	REFERENCE (ESION ORS)	CRITICAL	BOM OP KON
117800667	2	RES,10,0,04M,1/32W,01 05	RF332,RF334	CRITICAL	VS_BOOT_PBR-DEFAULT_0504A
117800667	2	RES,10,0,04M,1/32W,0105	RF333,RF335	CRITICAL	VS_BOOT_PBR-050405A

STRAP0/BUSPOWER




Unused ports




FOR FF TIE STRAP1 TO GND, FOR DEV HAVE HI/LO OPTION
Enables SPMI Interface to SoC
SPMI STRAP1 GND
I2C STRAP1 LDO_3V3


STRAPS Configurations



STRAP3 AND STRAP4 VARY BY SPMI BUS IMPLEMENTATION
UPC0 STRAP3 GND STRAP4 GND
UPC1 STRAP3 NC STRAP4 GND
UPC2 STRAP3 GND STRAP4 NC
UPC5 STRAP3 NC STRAP4 140K




Is UPCx_5V_EN being used?




ATCRTMR CHIP ID NEEDS TO FOLLOW SOC ATC INDEX


ATCRTMR0 CH P 0X00



ATCRTMR1 CHIP 0X01



LDCM



PAGE 1 LE		USB-C: Support 2 ATC01	
Apple Inc.		051-09343	5.0.0
NOTICE OF PROPRIETARY PROPERTY		dvt-1	
153 OF 801		68 OF 121	

*** IN PROGRESS ***

D

C

B

A

D

C

B

A

Either a Testpoint or Arkanoid connector
must be present for GPIO0
(EVEN IN PRODUCTION)

CRITICAL
RF403
15k
0201-1
103800582

SPMI_3C ADDRESS
VARIES WITH STRAP14
SEE DATASHEET

MAX 100uF TOTAL ON RAIL

OMIT TABLE
UF400
SN2012024
BGA

POWER

TYPE-C

DIGITAL CORE IO & CONTROL

PORT MUX

GROUND

BOM_COST_GROUP=USB-C

PAGE 1 LE			
USB-C: Port Controller ATC0			
Apple Inc.		051-09343	Rev D
NOTICE OF PROPRIETARY PROPERTY		5.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. AND IS TO BE USED ONLY FOR THE PURPOSES SPECIFIED HEREIN.		branch	dvt-1
THIS DOCUMENT IS UNCLASSIFIED		page	154 OF 801
NO OTHER REPRODUCTION OR COPIES ARE TO BE MADE OF THIS DOCUMENT IN WHOLE OR IN PART.		sheet	69 OF 121

www.repairlap.com

*** REFERENCE ONLY ***

D

C

B


A

D

C


B

A




USB-C: Port Controller ATC1			
Apple Inc.		051-09343	5.0.0
NOTICE OF PROPRIETARY PROPERTY		BRANCH	dvt-1
PAGE		155 OF 801	70 OF 121

MACAW 0



MACAW 1




PAGE 1 LE			
USB-C: USB2 RPT			
Apple Inc.		051-09343	REV D
NOTICE OF PROPRIETARY PROPERTY		5.0.0	
THE N OMA ON CON ANNO HEREIN IS HE		dvt-1	
PRO ARE AN PROPRI OF APPLE INC. HE		156 OF 801	
HE P SE OR ADDRESS OF HE FOLLOWING		71 OF 121	
I OMA AN IS DOCUMENT N CONFIDENCE			
B NO O REPRODUCE OR COP I			
B NO O RE EAL N PUBLISHED IN WHOLE OR PAR			
I ALL RGH B RESER ED			




*** REFERENCE ONLY ***

Sequencing Requirements: 3.3V to UF790 --> system 1.2V (UF400 VDDIO) same time or before System 1.8V (UF400 VIN_LV pin)
Power-up Sequence Requirements: 3.3 S2 to UF790 --> system 1.2V (UF400 VDDIO) same time or before system 1.8V (UF400) VIN_LV pin
Power-down Sequence Requirements: The 1.8V first or at the same time as 1V2 --> 3V3_S2 needs to get disabled at minimum of 6ms from when 1V8 is discharged to below 300mV

The 3.3V needs to be HIGH before VIN_LV of Aces




Note1: As long as EN_A or EN_B are High, the outputs stay High
Note2: Outputs are an ORed and delayed version of EN_A or EN_B




998-27825 FOR UPC*_AID SHOULD BE INCLUDED FOR EACH UPC ON DEV

BOM_COST_GROUP=USB-C


PAGE 1 OF 1			
USB-C: Support 3 ATC01			
Apple Inc.		DRAWING NUMBER	051-09343
		REVISION	5.0.0
		BRANCH	dvt-1
		PAGE	157 OF 801
		SHEET	72 OF 121
NOTICE OF PROPRIETARY PROPERTY THE N. OMA. ION CON. ANED HEREIN IS THE PRO. RE. AR. PROPER. OF APPLE INC. THE F. BE. OK. ADRESSE. O. HE FOLLOWING I. O. MAN. A. N. IS DOCUMENT. N. CONF. DENCE S. NO. O. HE. EAL. R. PUBLISH. I. N. WHOLE OR PART I. ALL. R. GH. S. RESE. ED.			




USB-C: ATC01 REGULATORS		
 Apple Inc.		
DESIGN NUMBER	051-09343	REV D
REV	5.0.0	
BRANCH	dvt-1	
PAGE	159 OF 801	
SHEET	73 OF 121	

A Charger AUX_DET Connections


CHARGER AUX_DET CONNECTIONS <RDAR//70072178>
ALLOW ACE TO SEND A SIGNAL TO CHARGER
TO BLOCK SYSTEM CURRENT THROUGH ACE3 FETS DURING ACE3 SOFT START




C USB-C SWDIO Aliases




E USB 2.0 Common Mode Choke




B USB-C/MagSafe Debug Connector




G RT13 VDDIO_EFUSE Connections



H NC UNUSED SIGNALS



I ALIASES TO REST OF SYSTEM




PAGE 1 LE		10/27/2022	
USB-C: PROJECT SUPPORT			
Apple Inc.		051-09343	
5.0.0		dvt-1	
162 OF 801		74 OF 121	

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. IT IS TO BE KEPT IN CONFIDENCE AND NOT REPRODUCED OR COPIED WITHOUT THE WRITTEN PERMISSION OF APPLE INC.


*** OK2INTEGRATE ***

FOR SYSTEM NTEGRATION NFORMATION OF WILLAMETTE REFER TO
RDAR://PROBLEM/72432057


WILLAMETTE WIFI/BT MODULE




VBAT



2GFEM_C0




2GFEM_C1



5GFEM




2GFEM_C0



2GFEM_C1



5GFEM_C0





5GFEM_C1

WILLAMETTE BOM TABLE:

PAR #	Q	DESIGN P ION	REFERENCE DESIGNA OR ()	CRI ICA	BOM OP ON
339801093	1	NO USE NEARBY WILLAMETTE, SEA-7	UL000	CRITICAL	

WLMT ALT BOM TABLE:

PAR NUMBER	AL ERNA E FOR PAR NUMBER	BOM OP ION	REF DES	COMMENTS
339801206	339801093	ALT	UL000	AMCOR



PAGE 1 OF 1		WIFI/BT: MODULE	
DRAWING NUMBER		051-09343	SIZE D
REVISION		5.0.0	
BRANCH		dvt-1	
PAGE		200 OF 801	
SHEET		75 OF 121	

WILLAMETTE WIFI/BT MODULE GND


ANTENNA CONNECTORS

2G_C0
5G_C0
BT_C0

2G_C1
5G_C1
BT_C1

BT_C1_DED

WLBT DEBUG CONNECTOR




BOMOPTION=WLBT_DBG
PACK_OPTION=WLBT_DBG_CONN
OPTIONAL WIFI BT DEBUG CONNECTOR


BOM_COST_GROUP=WIRELESS

WIFI/BT: ANTENNA and GND	
051-09343	051-09343
Apple Inc.	Apple Inc.
5.0.0	5.0.0
dvt-1	dvt-1
201 OF 801	201 OF 801
76 OF 121	76 OF 121


A




(B)




©




D




PAGE 1 OF 1		STORAGE: SSD0 S5E MK2 <0>	
 Apple Inc.		DRAWING NUMBER	051-09343
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. AND IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF APPLE INC.		REV. DESIGN	5.0.0
		DRAWING	dvt-1
1. CHAIN A.N. - IS DOCUMENT IN CONFORMANCE 2. NO. OF REPRODUCTION IN CONFORMANCE 3. NO. OF REUSE OF FILE IN CONFORMANCE 4. NO. OF REUSE OF FILE IN CONFORMANCE		PAGE	220 OF 801
		SHEET	77 OF 121

A SSD Termination Resistors




B S5E Test Points




PAGE 1 OF 1		STORAGE: SSD Support	
Apple Inc.		051-09343	100 D
NOTICE OF PROPRIETARY PROPERTY		5.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. AND IS NOT TO BE DISCLOSED OR REPRODUCED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC.		dvt-1	
PAGE 230 OF 801		79 OF 121	

A Camera Flex Connector




CAM TAIL FLEX CONNECTOR APN 516S00916


B Camera Reset Level Shifter



C Camera Power Filter(s)



BOM_COST_GROUP=CAMERA

PAGE 1 LE			
CAMERA: FLEX CONNECTOR			
	DRAWING NUMBER		SD
	051-09343		
Apple Inc.	REV. REASON		5.0.0
NOTICE OF PROPRIETARY PROPERTY		BRANCH	dvt-1
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. ALL RIGHTS ARE RESERVED. NO PART OF THIS DOCUMENT IS TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM APPLE INC.			
PAGE		234 OF 801	
80 OF 121		FREE	

*** OK2INTEGRATE ***

100_PP1V2S_S2

CAN BE EITHER 1.2V OR 1.8V

100_PP5V_S2

CONSULT YOUR DISPLAY DRI FOR DETAILS
GENERAL GUIDELINE IS
3V3 FOR 2020 SYSTEMS
3V8 FOR 2021 SYSTEMS


100_NC_PPANEL_LCD_SW_VIN

100_PP1V8_S2




47_LCD_PWR_EN
100_PMU_SYS_ALIVE

2 PANEL_EN_IN
3 SYS_ALIVE

NC 5
NC 6
NC 7
NC 8
NC 12




11_PANEL_EN_OUT
11_PANEL_PWR_EN
13_EDP_BLC_VDDIO_EN
1_EDP_BLC_5V_EN
10_EDP_PANEL_DISCHARGE



PAGE 1 LE		
DISPLAY POWER SEQUENCER		
Apple Inc.		051-09343
5.0.0		BRANCH
dvt-1		PAGE
237 OF 801		SHEET
82 OF 121		

*** OK2INTEGRATE ***


BEN IC: DISPLAY/KBD BACKLIGHT BOOST CONVERTER



BEN IC VERSION TO MATCH VONS ON Q OF JERRYMINNIE IC IS ON THE PANEL

PAR #	Q	DE CRIP ION	REFERENCE DE IGNA OR(S)	ORI ICAL	BOM OP ION
35384160	1	1C,LP854861-04,0C/0C CY99,BO08T,080- 4	UP800		RLC_BEN IC:V4
353802256	1	1 LP854861A-07,0C/0C BO08T CY99,QP04	UP800		RLC_BEN IC:V7
353802416	1	1C,LP 54861A-08,0C/0C BO08T CY99,QP04	UP800		RLC_BEN IC:V8

A PPBUS_AONSW_LCD Load Switch & e-Fuse



PAGE 1 OF 1		BEN: FBUS E-Fuse	
Apple Inc.	051-09343	5.0.0	
	5.0.0	dvt-1	
NOTICE OF PROPRIETARY PROPERTY		239 OF 801	
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. AND IS NOT TO BE DISCLOSED OR REPRODUCED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC.		84 OF 121	

BOM_COST_GROUP=PLATFORM POWER

PA TR	QT	DESCRIPTION		
138801021	1	101,779951170026,0ML,0AM 01000,00402	UR000	ESG_TT_PROG K2103
138801020	1	101,7799511719,0ML,0AM 01000,001000402	UR000	ESG_TT_PROG BLANK
132800289	2	000,4 700,001,0100001017-007000	LA001	ESG_TT
138801601	1	000,000,4 700,009,0A,0 2100 0,0 2 0	LA002	ESG_TT
132800332	1	000,4 000,010,0100001017000 010	LA0 4	ESG_TT
138800861	2	0A, 00,1007,001,001,000,0003	CR029,CR031	
138800861	2	0A,0,000,1000,001,000,0003	CR024,CR025	PMSC_ESG_OUT06 NORMCAP
138800340	2	0A,0,000,000,1007,001,0010,100 00100	CR024,CR025	PMSC_ESG_OUT06 NORMCAP
138800030	1	0A,0,000,1,000,000,000,0002	CR009	ESG_TT
137800073	1	000,000,0 000,0A,000,1/000,0100	RA008	ESG_TT
138800861	1	0A,0,000,1007,001,001,000,0003	CR023	PMSC_ESG_V09 NORMCAP
138800340	1	0A,0,000,000,1000,001,000,0003,1 0 000	CR023	PMSC_ESG_V09 NORMCAP

PA Tr	QT	DESCRIPTION		B
138800183	1	ST, L188669, BAN 11000, A1, 12542		SDC_I8L
13880148	2	180, 2, 220, 2114, WAF02173282N	08000	SDC_I8L
152500286	1	180, 2, 220, 2101, VL031016880-180M		SDC_I8L
152500483	2	180, 2100, 2116, LG000000000	18004	SDC_I8L
13880709	2	C 1, 084, 4 70F, L04, 395, 038, 063	C0629, C0631	SDC_I8L
138807709	2	C 1, 084, 4 70F, L04, 395, 038, 063	C0624, C0625	SDC_I8L
1161000022	1	REL, 0 08M, IA, 2402	C0809	SDC_I8L
117800062	1	REL, 0 4, 7 08M, 1, 1/20W, 0201	R0808	SDC_I8L
117800073	1	REL, 0 4, 7 08M, 1A, 004, 1/20W, 0201	R0801	SDC_I8L


[illegible]

A Power Connections Alias


01 PFIV8 DISP == PFIV8 DISP 01 00
N_FIV8_DISP 01 00
01 PFIV05 DISP == PFIV05 DISP 01 00
N_FIV05_DISP 01 00
01 PN_VGL1 MONTEREY == PN_VGL1 MONTEREY 01 00
N_PN_VGL1_MONTEREY 01 00
01 PN_VGL2 MONTEREY == PN_VGL2 MONTEREY 01 00
N_PN_VGL2_MONTEREY 01 00
01 PP_AVDDP MONTEREY == PP_AVDDP MONTEREY 01 00
N_PP_AVDDP_MONTEREY 01 00
01 PN_AVDDN MONTEREY == PN_AVDDN MONTEREY 01 00
N_PN_AVDDN_MONTEREY 01 00
01 PP_VGH1 MONTEREY == PP_VGH1 MONTEREY 01 00
N_PP_VGH1_MONTEREY 01 00
01 NC_FIV05 SDG_SW == NC_FIV05 SDG_SW 01 00
N_NC_FIV05_SDG_SW 01 00

B Signal Connections Alias

01 I2C_LARKSPURTOSDG_SDA == I2C_LARKSPURTOSDG_SDA 01 00
N_I2C_LARKSPURTOSDG_SDA 01 00
01 I2C Pull-Up @ Larkspur == I2C Pull-Up @ Larkspur 01 00
N_I2C_PULLUP_LARKSPUR 01 00
01 I2C_LARKSPURTOSDG_SCL == I2C_LARKSPURTOSDG_SCL 01 00
N_I2C_LARKSPURTOSDG_SCL 01 00
01 I2C Pull-Up @ Larkspur == I2C Pull-Up @ Larkspur 01 00
N_I2C_PULLUP_LARKSPUR 01 00
01 EDP_PANEL_IVS_EN == EDP_PANEL_IVS_EN 01 00
N_EDP_PANEL_IVS_EN 01 00
01 PM_VBLANK_LARKSPUR_SDG_I == PM_VBLANK_LARKSPUR_SDG_I 01 00
N_PM_VBLANK_LARKSPUR_SDG_I 01 00
01 RESET_LARKSPUR_I == RESET_LARKSPUR_I 01 00
N_RESET_LARKSPUR_I 01 00
01 DCHG_SDGTCOMONTEREY_I == DCHG_SDGTCOMONTEREY_I 01 00
N_DCHG_SDGTCOMONTEREY_I 01 00
01 FAULT_SDGTCOMONTEREY_I == FAULT_SDGTCOMONTEREY_I 01 00
N_FAULT_SDGTCOMONTEREY_I 01 00
01 TEMP_COMP_MDR_SDG == TEMP_COMP_MDR_SDG 01 00
N_TEMP_COMP_MDR_SDG 01 00

PAGE TITLE		PMU: SAN DIEGO SUPPORT	
 Apple Inc.		DRAWING NUMBER	051-09343
NOTICE OF PROPRIETARY PROPERTY		REVISION	5.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. NO PART OF THIS DOCUMENT IS TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM APPLE INC.		BRANCH	dvt-1
PAGE		241 OF 801	
SHEET		86 OF 121	

A Secure Disable SAK: AMR+LAS




B Secure Disable BOM Options


PAR #	Q	DE' CR P' ON	REFERENCE DES QNA OR	CRI ICAL	BOM OP' ON
1178000129	1	RES, 47K, 0805, 5%, 1/20W, 0201	RR302, RR303	CRITICAL	REF98C009_RR302_47K
1188000321	1	RES, 47K, 0805, 5%, 1/20W, 0201	RR302, RR303	CRITICAL	REF98C009_RR302_47K

PAGE 1 LE		SECDIS: SAK, AMR+LAS	
Apple Inc.		051-09343	5.0.0
NOTICE OF PROPRIETARY PROPERTY		BRANCH	dvt-1
PAGE		243 OF 801	
PAGE		87 OF 121	


A LEFT SPEAKER CONNECTOR




B RIGHT SPEAKER CONNECTOR




C LEFT SPEAKER AMP BULK CAP




D RIGHT SPEAKER AMP BULK CAP




E SPKR_ID[1:0] protection



F DMIC CONNECTOR



G Unused TPs and MADI



H Desense Cap Table

PAR #	Q	DE CRIP ION	REFERENCE DE IGNA CRUS	BOM OP ION
13180932	1	CR615, CR611	CR615, CR611	SPKRAMP_A_DESENSE
13180932	1	CR645, CR641	CR645, CR641	SPKRAMP_B_DESENSE
13180932	1	CR675, CR671	CR675, CR671	SPKRAMP_C_DESENSE
13180932	1	CR715, CR711	CR715, CR711	SPKRAMP_D_DESENSE
13180932	1	CR745, CR741	CR745, CR741	SPKRAMP_E_DESENSE
13180932	1	CR775, CR771	CR775, CR771	SPKRAMP_F_DESENSE

Page 1 of 1

Audio Connectors

Apple Inc.

051-09343

5.0.0


NOTICE OF PROPRIETARY PROPERTY

THIS DOCUMENT IS THE PROPERTY OF APPLE INC. IT IS TO BE KEPT IN CONFIDENCE AND NOT REPRODUCED OR COPIED WITHOUT THE WRITTEN PERMISSION OF APPLE INC.


248 OF 801

90 OF 121

A. BLC BEN - KEYBOARD LED DRIVER



B. BLC BEN - PWM LEVEL-TRANSLATOR



SOC TO BEN PWM LEVEL-SH FTER BOM TABLE:


PAR #	Q	DE CRIP ION	REFERENCE DE (IGNA ORIS)	BOM OP ION
311800212	1	311800212	UT001	BLC_KBD_PWM_SHTGLX
32 80 437	1	32 80 437	UT001	BLC_KBD_PWM_SHTGLX

OUTPUT ENABLE (RT002) / DIRECTION (RT003) BOM TABLE:


PAR #	Q	DE CRIP ION	REFERENCE DE (IGNA ORIS)	BOM OP ION
117800073	1	117800073	RT002	BLC_KBD_PWM_OE_CTL
117800129	1	117800129	RT003	BLC_KBD_PWM_OE_RI

PAGE 1 LE		BLC: KEYBOARD BACKLIGHT	
Apple Inc.		051-09343	REV D
NOTICE OF PROPRIETARY PROPERTY		5.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. AND IS NOT TO BE DISCLOSED OR REPRODUCED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC.		dvt-1	
250 OF 801		91 OF 121	


Ⓐ Keyboard Power Filters




④ KBD B2B CONNECTOR




Ⓑ Keyboard Control Signal Filters

[illegible]


A HOST SPI LEVEL SHIFTER




B MCU INT L LS




C WAKE L LS




D TOUCH INT L LS




E TOUCH CLK




F MTP FUNC1 LS




G RESET LEVEL SHIFTER



I DEV SWD LEVEL SHIFTER



J SYS AWAKE LS



TRACKPAD SUPPORT

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. IT IS TO BE KEPT IN CONFIDENCE AND IS NOT TO BE REPRODUCED OR COPIED WITHOUT THE WRITTEN PERMISSION OF APPLE INC.

ALL RIGHTS RESERVED

051-09343

5.0.0


dvt-1

253 OF 801


94 OF 121

8	7	6	5	4	3	2	1		
D								D	
C								C	
B								B	
A								A	
8	7	6	5	4	3	2	1		

Intentionally Blank

PAGE TITLE		-----	
 Apple Inc.		ORIGINATOR NUMBER 051-09343	MODE D
NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. AND IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION SYSTEM, WITHOUT PERMISSION IN WRITING FROM APPLE INC.		REVISION 5.0.0	
		BRANCH dvt-1	
		PAGE 259 OF 801	
		SHEET 96 OF 121	

A Debug Push-Buttons




B Debug LED Control


Debug LED Latch

Press button once to engage.
Remove power to disengage.


Debug LED Enable



D Debug Test/Probe Points




E Debug LEDs




PAGE 1 LE		
DEBUG		
Apple Inc.	ORIGINAL NUMBER	501-09343
	REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. AND IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM APPLE INC.	BRANCH	dvt-1
	PAGE	270 OF 801
BOM_COST_GROUP=DEBUG	SHEET	97 OF 121


Ⓐ ICEMAN Desense




Ⓑ BUCK POWER Desense



Ⓒ USB-C Desense





Ⓓ PDN Noise Mitigation (from PI Team Simulations)





Desense 1	
Apple Inc.	051-09343
NOTICE OF PROPRIETARY PROPERTY	5.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC.	dvt-1
NO PART OF THIS DOCUMENT IS TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM.	281 OF 801
ALL RIGHTS RESERVED	98 OF 121

A SOC Desense









A Secure Disable Aliases

ND 1V8 NAME: ND1V8	==	ND 1V8 NAME: ND1V8
MGL 1V8 NAME: MGL1V8	==	MGL 1V8 NAME: MGL1V8
AMR 1V8 NAME: AMR1V8	==	AMR 1V8 NAME: AMR1V8
NC IPD LID OPEN 1V8 NAME: NC_IPD_LID_OPEN_1V8	==	NC IPD LID OPEN 1V8 NAME: NC_IPD_LID_OPEN_1V8
DMIC DISABLE L NAME: DMIC_DISABLE_L	==	DMIC DISABLE L NAME: DMIC_DISABLE_L
LID CLOSED DMIC WARN L NAME: LID_CLOSED_DMIC_WARN_L	==	LID CLOSED DMIC WARN L NAME: LID_CLOSED_DMIC_WARN_L
IPD LID CLOSED L NAME: IPD_LID_CLOSED_L	==	IPD LID CLOSED L NAME: IPD_LID_CLOSED_L
DMIC WARN L NAME: DMIC_WARN_L	==	DMIC WARN L NAME: DMIC_WARN_L

B Speaker Amplifier Aliases

TPM SPKRAMP L D2R NAME: TPM_SPKRAMP_L_D2R	==	TPM SPKRAMP L D2R NAME: TPM_SPKRAMP_L_D2R
TPM SPKRAMP R D2R NAME: TPM_SPKRAMP_R_D2R	==	TPM SPKRAMP R D2R NAME: TPM_SPKRAMP_R_D2R

C PMU Aliases

SWD NUB SWCLK SPMU NAME: SWD_NUB_SWCLK_SPMU	==	SWD NUB SWCLK SPMU NAME: SWD_NUB_SWCLK_SPMU
SWD NUB SWDIO SPMU NAME: SWD_NUB_SWDIO_SPMU	==	SWD NUB SWDIO SPMU NAME: SWD_NUB_SWDIO_SPMU
SWD NUB SWCLK MPMU NAME: SWD_NUB_SWCLK_MPMU	==	SWD NUB SWCLK MPMU NAME: SWD_NUB_SWCLK_MPMU
SWD NUB SWDIO MPMU NAME: SWD_NUB_SWDIO_MPMU	==	SWD NUB SWDIO MPMU NAME: SWD_NUB_SWDIO_MPMU
PMU SYS ALIVE NAME: PMU_SYS_ALIVE	==	PMU SYS ALIVE NAME: PMU_SYS_ALIVE

D Charger Aliases

P5VS2 PGOOD NAME: P5VS2_PGOOD	==	P5VS2 PGOOD NAME: P5VS2_PGOOD
NC CHGR CBC ON NAME: NC_CHGR_CBC_ON	==	NC CHGR CBC ON NAME: NC_CHGR_CBC_ON
NC CHGR EN VR1 NAME: NC_CHGR_EN_VR1	==	NC CHGR EN VR1 NAME: NC_CHGR_EN_VR1
NC CHGR SMC RST L NAME: NC_CHGR_SMC_RST_L	==	NC CHGR SMC RST L NAME: NC_CHGR_SMC_RST_L

E PP5V_S2 Aliases

P5VS2 PWR EN NAME: P5VS2_PWR_EN	==	P5VS2 PWR EN NAME: P5VS2_PWR_EN
P5VS2 EN NAME: P5VS2_EN	==	P5VS2 EN NAME: P5VS2_EN

F Display and Backlight Aliases

EDP PANEL DISCHARGE NAME: EDP_PANEL_DISCHARGE	==	EDP PANEL DISCHARGE NAME: EDP_PANEL_DISCHARGE
PMU ACTIVE READY NAME: PMU_ACTIVE_READY	==	PMU ACTIVE READY NAME: PMU_ACTIVE_READY
NC BKLT ISET KEYB NAME: NC_BKLT_ISET_KEYB	==	NC BKLT ISET KEYB NAME: NC_BKLT_ISET_KEYB
NC BKLT KEYB1 NAME: NC_BKLT_KEYB1	==	NC BKLT KEYB1 NAME: NC_BKLT_KEYB1
NC BKLT KEYB2 NAME: NC_BKLT_KEYB2	==	NC BKLT KEYB2 NAME: NC_BKLT_KEYB2
NC KEYBDBKLT SW2 NAME: NC_KEYBDBKLT_SW2	==	NC KEYBDBKLT SW2 NAME: NC_KEYBDBKLT_SW2
NC VOUT KEYBDLED FB2 NAME: NC_VOUT_KEYBDLED_FB2	==	NC VOUT KEYBDLED FB2 NAME: NC_VOUT_KEYBDLED_FB2
UNUSED LP8548 PWM NAME: UNUSED_LP8548_PWM	==	UNUSED LP8548 PWM NAME: UNUSED_LP8548_PWM
EDP PANEL PWR EN NAME: EDP_PANEL_PWR_EN	==	EDP PANEL PWR EN NAME: EDP_PANEL_PWR_EN
NC LCDBKLT FET DRV NAME: NC_LCDBKLT_FET_DRV	==	NC LCDBKLT FET DRV NAME: NC_LCDBKLT_FET_DRV

G Secure Element Aliases

NC SE GPIO0 NAME: NC_SE_GPIO0	==	NC SE GPIO0 NAME: NC_SE_GPIO0
TP SE GPIO1 NAME: TP_SE_GPIO1	==	TP SE GPIO1 NAME: TP_SE_GPIO1
NC I2C SE A SCL NAME: NC_I2C_SE_A_SCL	==	NC I2C SE A SCL NAME: NC_I2C_SE_A_SCL
NC I2C SE A SDA NAME: NC_I2C_SE_A_SDA	==	NC I2C SE A SDA NAME: NC_I2C_SE_A_SDA
NC I2C SE B SCL NAME: NC_I2C_SE_B_SCL	==	NC I2C SE B SCL NAME: NC_I2C_SE_B_SCL
NC I2C SE B SDA NAME: NC_I2C_SE_B_SDA	==	NC I2C SE B SDA NAME: NC_I2C_SE_B_SDA
TP SYS GPIO0 NAME: TP_SYS_GPIO0	==	TP SYS GPIO0 NAME: TP_SYS_GPIO0
NC SYS GPIO1 NAME: NC_SYS_GPIO1	==	NC SYS GPIO1 NAME: NC_SYS_GPIO1
NC SYS GPIO2 NAME: NC_SYS_GPIO2	==	NC SYS GPIO2 NAME: NC_SYS_GPIO2
NC I2C SYS SCL NAME: NC_I2C_SYS_SCL	==	NC I2C SYS SCL NAME: NC_I2C_SYS_SCL
NC I2C SYS SDA NAME: NC_I2C_SYS_SDA	==	NC I2C SYS SDA NAME: NC_I2C_SYS_SDA
NC SYS GPIO3 NAME: NC_SYS_GPIO3	==	NC SYS GPIO3 NAME: NC_SYS_GPIO3

H NAND Aliases

NC NAND0 S5E0 VPP NAME: NC_NAND0_S5E0_VPP	==	NC NAND0 S5E0 VPP NAME: NC_NAND0_S5E0_VPP
NC NAND0 S5E1 VPP NAME: NC_NAND0_S5E1_VPP	==	NC NAND0 S5E1 VPP NAME: NC_NAND0_S5E1_VPP
SWD NAND0 SWCLK R NAME: SWD_NAND0_SWCLK_R	==	SWD NAND0 SWCLK R NAME: SWD_NAND0_SWCLK_R

I Wireless Module Aliases


NC RF BT DED NAME: NC_RF_BT_DED	==	NC RF BT DED NAME: NC_RF_BT_DED
------------------------------------	----	------------------------------------

J Audio Aliases

NC SPKRAMP C VSENSE NAME: NC_SPKRAMP_C_VSENSE	==	NC SPKRAMP C VSENSE NAME: NC_SPKRAMP_C_VSENSE
NC SPKRAMP C VSENSE NAME: NC_SPKRAMP_C_VSENSE	==	NC SPKRAMP C VSENSE NAME: NC_SPKRAMP_C_VSENSE
NC SPKRAMP F VSENSE NAME: NC_SPKRAMP_F_VSENSE	==	NC SPKRAMP F VSENSE NAME: NC_SPKRAMP_F_VSENSE
NC SPKRAMP F VSENSE NAME: NC_SPKRAMP_F_VSENSE	==	NC SPKRAMP F VSENSE NAME: NC_SPKRAMP_F_VSENSE

10/25/2022	
Signal Aliases 1	
Apple Inc.	051-09343
5.0.0	
NOTICE OF PROPRIETARY PROPERTY	
THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION OF APPLE INC.	
THE FOLLOWING INFORMATION IS NOT TO BE DISCLOSED TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN PERMISSION OF APPLE INC.	
ALL RIGHTS RESERVED	
405 OF 801	
105 OF 121	


A USB-C Aliases: USB 2.0 I/F




B USB-C Aliases: CIO Debug I/F



C USB-C Aliases: EUSB I/F




D USB-C Aliases: I2C I/F



E USB-C Aliases: SWD I/F



F USB-C Aliases: VDD I/O Fuse I/F




G USB-C Aliases: SOC Dock Connect




H USB-C Aliases: UPC I2C



I USB-C Aliases: UPC SPMI



J USB-C Aliases: PMU UPC FORCE DFU



K USB-C Aliases: UPC SWD



L USB-C Aliases: UPC PWR Too Low



M USB-C Aliases: Unused Mogul



N USB-C Aliases: Unused I2C0 to UPCs



A GPIO AOP ALIAS


NC SOC AOP I2CM1 SCL	==	NC SOC AOP I2CM1 SCL
NC SOC AOP I2CM1 SDA	==	NC SOC AOP I2CM1 SDA
NC SOC AOP I2CM2 SCL	==	NC SOC AOP I2CM2 SCL
NC SOC AOP I2CM2 SDA	==	NC SOC AOP I2CM2 SDA
NC SOC NUB SPW12 SCLK	==	NC SOC NUB SPW12 SCLK
NC SOC NUB SPW12 SDATA	==	NC SOC NUB SPW12 SDATA
NC SOC AOP UART0 RXD	==	NC SOC AOP UART0 RXD
NC SOC AOP UART0 TXD	==	NC SOC AOP UART0 TXD
NC SOC AOP UART1 RXD	==	NC SOC AOP UART1 RXD
NC SOC AOP UART1 TXD	==	NC SOC AOP UART1 TXD
NC SOC AOP UART2 RXD	==	NC SOC AOP UART2 RXD
NC SOC AOP UART2 TXD	==	NC SOC AOP UART2 TXD
NC FDM DMIC DATA2	==	NC FDM DMIC DATA2
NC SOC SGPI01	==	NC SOC SGPI01
F3V8AON ILIMIT DIV PULL PWM	==	F3V8AON ILIMIT DIV PULL PWM
NC SOC AOP GPIO 15	==	NC SOC AOP GPIO 15
NC HDMI_CEC_AOP_TX	==	NC HDMI_CEC_AOP_TX
NC HDMI_CEC_AOP_RX	==	NC HDMI_CEC_AOP_RX
NC HDMI_HDP_AOP	==	NC HDMI_HDP_AOP
TP SOC DOCK ATTENTION	==	TP SOC DOCK ATTENTION

C DEBUG ALIAS

NC SOC SWD TMS5 == NC SOC SWD TMS5


D GND ALIAS

The DUT_GND_DETECT signal is for dev only,
and should be tied to GND.



B GPIO AP ALIAS

NC SOC AP GPIO 2	==	NC SOC AP GPIO 2
NC SOC AP GPIO 3	==	NC SOC AP GPIO 3
NC SOC AP GPIO 22	==	NC SOC AP GPIO 22
NC BKLT_PWR_ON	==	NC BKLT_PWR_ON
NC SOC AP GPIO 1	==	NC SOC AP GPIO 1
NC SWD UPC SWDIO1_R	==	NC SWD UPC SWDIO1_R
NC CCG I2C INT	==	NC CCG I2C INT
NC SD FRSTNT L DMIC ID	==	NC SD FRSTNT L DMIC ID
NC SOC AP GPIO 17	==	NC SOC AP GPIO 17
NC SOC AP GPIO 18	==	NC SOC AP GPIO 18
NC SOC AP GPIO 19	==	NC SOC AP GPIO 19
NC SOC AP GPIO 20	==	NC SOC AP GPIO 20
NC SOC AP GPIO 23	==	NC SOC AP GPIO 23
NC SOC AP GPIO 24	==	NC SOC AP GPIO 24
NC SOC AP GPIO 25	==	NC SOC AP GPIO 25
NC SOC AP GPIO 26	==	NC SOC AP GPIO 26
NC SOC AP UART1_CTS_L	==	NC SOC AP UART1_CTS_L
NC SOC AP UART1_RTS_L	==	NC SOC AP UART1_RTS_L
NC SOC AP UART1_RXD	==	NC SOC AP UART1_RXD
NC SOC AP UART1_TXD	==	NC SOC AP UART1_TXD
NC SOC AP UART2_CTS_L	==	NC SOC AP UART2_CTS_L
NC SOC AP UART2_RTS_L	==	NC SOC AP UART2_RTS_L
NC SOC AP UART2_RXD	==	NC SOC AP UART2_RXD
NC SOC AP UART2_TXD	==	NC SOC AP UART2_TXD
NC SOC AP UART3_CTS_L	==	NC SOC AP UART3_CTS_L
NC SOC AP UART3_RTS_L	==	NC SOC AP UART3_RTS_L
NC SOC AP UART3_RXD	==	NC SOC AP UART3_RXD
NC SOC AP UART3_TXD	==	NC SOC AP UART3_TXD
NC SOC AP UART4_RXD	==	NC SOC AP UART4_RXD
NC SOC AP UART4_TXD	==	NC SOC AP UART4_TXD
NC UART_TCON_R2D	==	NC UART_TCON_R2D
NC UART_HDMI_D2R	==	NC UART_HDMI_D2R
NC UART_HDMI_R2D	==	NC UART_HDMI_R2D


SYSC HALTER-		SYSC HALTER-	
PAGE 1 LE			
SOC: ALIASES GPIO			
 Apple Inc.		DISCRIPTION NUMBER	051-09343
		REV	D
		REV	5.0.0
NOTICE OF PROPRIETARY PROPERTY		BRANCH	dvt-1
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. NO PART OF THIS DOCUMENT IS TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM APPLE INC.		PAGE	420 OF 801
		SHEET	107 OF 121

A SPI & I2S ALIAS

NC TDM SPKRAMP TOP BCLK R	==	NC TDM SPKRAMP TOP BCLK R NAME_BASE=TRUE NO_TEST=1
NC TDM SPKRAMP TOP D2R	==	NC TDM SPKRAMP TOP D2R NAME_BASE=TRUE
NC TDM SPKRAMP TOP R2D R	==	NC TDM SPKRAMP TOP R2D R NAME_BASE=TRUE NO_TEST=1
NC TDM SPKRAMP TOP FSYNC R	==	NC TDM SPKRAMP TOP FSYNC R NAME_BASE=TRUE NO_TEST=1
NC SOC AP SPI5 MISO	==	NC SOC AP SPI5 MISO NAME_BASE=TRUE NO_TEST=1
NC SOC AP SPI5 MOSI	==	NC SOC AP SPI5 MOSI NAME_BASE=TRUE NO_TEST=1
NC SOC AP SPI5 SCLK	==	NC SOC AP SPI5 SCLK NAME_BASE=TRUE NO_TEST=1
NC SOC AP SPI5 CS L	==	NC SOC AP SPI5 CS L NAME_BASE=TRUE NO_TEST=1
NC SOC SSP10 MISO	==	NC SOC SSP10 MISO NAME_BASE=TRUE
NC SOC SSP10 MOSI	==	NC SOC SSP10 MOSI NAME_BASE=TRUE NO_TEST=1
NC SOC SSP10 SCLK	==	NC SOC SSP10 SCLK NAME_BASE=TRUE
NC SOC AP SPI2 CS L	==	NC SOC AP SPI2 CS L NAME_BASE=TRUE
NC SPI DP2HDMI HOLD L	==	NC SPI DP2HDMI HOLD L NAME_BASE=TRUE NO_TEST=1
NC SOC AP I2S0 MCK	==	NC SOC AP I2S0 MCK NAME_BASE=TRUE NO_TEST=1
NC SOC AP I2S1 MCK	==	NC SOC AP I2S1 MCK NAME_BASE=TRUE NO_TEST=1
NC SOC AP I2S2 MCK	==	NC SOC AP I2S2 MCK NAME_BASE=TRUE
NC AOP I2S0 MCK	==	NC AOP I2S0 MCK NAME_BASE=TRUE NO_TEST=1
NC AOP I2S0 LRCLK	==	NC AOP I2S0 LRCLK NAME_BASE=TRUE
NC AOP I2S0 BCLK	==	NC AOP I2S0 BCLK NAME_BASE=TRUE
NC AOP I2S0 DIN	==	NC AOP I2S0 DIN NAME_BASE=TRUE NO_TEST=1
NC AOP I2S0 DOUT	==	NC AOP I2S0 DOUT NAME_BASE=TRUE NO_TEST=1
NC PDM DMIC CLK7 R	==	NC PDM DMIC CLK7 R NAME_BASE=TRUE
NC SOC SPI3 MOSI	==	NC SOC SPI3 MOSI NAME_BASE=TRUE
NC SOC SPI3 MISO	==	NC SOC SPI3 MISO NAME_BASE=TRUE NO_TEST=1
NC SOC SPI3 SCLK	==	NC SOC SPI3 SCLK NAME_BASE=TRUE NO_TEST=1
NC SOC SPI3 SSIN	==	NC SOC SPI3 SSIN NAME_BASE=TRUE NO_TEST=1

B GPIO MTP ALIAS

NC SOC MTP I2C0 SCL	==	NC SOC MTP I2C0 SCL NAME_BASE=TRUE
NC SOC MTP I2C0 SDA	==	NC SOC MTP I2C0 SDA NAME_BASE=TRUE
NC SOC MTP FUNC 6	==	NC SOC MTP FUNC 6 NAME_BASE=TRUE NO_TEST=1
NC SOC MTP FUNC 7	==	NC SOC MTP FUNC 7 NAME_BASE=TRUE NO_TEST=1
NC SOC MTP FUNC 1	==	NC SOC MTP FUNC 1 NAME_BASE=TRUE
NC SOC MTP FUNC 2	==	NC SOC MTP FUNC 2 NAME_BASE=TRUE


SYMC HALTER=		SYMC DATE=	
PAGE 1 LE			
SOC: ALIASES SPI, I2S			
 Apple Inc.		DOCUMENT NUMBER 051-09343	DATE D
NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. THE FOLLOWING INFORMATION IS CONFIDENTIAL: 1. ALL RIGHTS RESERVED		REVISION 5.0.0	
		BRANCH dvt-1	
		PAGE 421 OF 801	
		SERIES 108 OF 121	

A LPDP ALIAS

11	NC SOC LPDP RX AUX D0	==	NC SOC LPDP RX AUX D0
11	NC SOC LPDP RX AUX D1	==	NC SOC LPDP RX AUX D1
11	NC SOC LPDP RX AUX D2	==	NC SOC LPDP RX AUX D2
11	NC SOC LPDP RX AUX D3	==	NC SOC LPDP RX AUX D3
11	NC SOC LPDP RX AUX D4	==	NC SOC LPDP RX AUX D4
11	NC SOC LPDP RX AUX D5	==	NC SOC LPDP RX AUX D5
11	NC SOC LPDP RX AUX D6	==	NC SOC LPDP RX AUX D6
11	NC SOC LPDP RX AUX D7	==	NC SOC LPDP RX AUX D7

11	NC SOC LPDP RX D1P	==	NC SOC LPDP RX D1P
11	NC SOC LPDP RX D1N	==	NC SOC LPDP RX D1N
11	NC SOC LPDP RX D2P	==	NC SOC LPDP RX D2P
11	NC SOC LPDP RX D2N	==	NC SOC LPDP RX D2N
11	NC SOC LPDP RX D3P	==	NC SOC LPDP RX D3P
11	NC SOC LPDP RX D3N	==	NC SOC LPDP RX D3N
11	NC SOC LPDP RX D4P	==	NC SOC LPDP RX D4P
11	NC SOC LPDP RX D4N	==	NC SOC LPDP RX D4N
11	NC SOC LPDP RX D5P	==	NC SOC LPDP RX D5P
11	NC SOC LPDP RX D5N	==	NC SOC LPDP RX D5N
11	NC SOC LPDP RX D6P	==	NC SOC LPDP RX D6P
11	NC SOC LPDP RX D6N	==	NC SOC LPDP RX D6N
11	NC SOC LPDP RX D7P	==	NC SOC LPDP RX D7P
11	NC SOC LPDP RX D7N	==	NC SOC LPDP RX D7N
11	NC SOC LPDP RX1 RCAL POS	==	NC SOC LPDP RX1 RCAL POS
11	NC SOC LPDP RX1 RCAL NEG	==	NC SOC LPDP RX1 RCAL NEG

11	NC LPDP EXT DATA CP<0>	==	NC LPDP EXT DATA CP<0>
11	NC LPDP EXT DATA CN<0>	==	NC LPDP EXT DATA CN<0>
11	NC LPDP EXT DATA CP<1>	==	NC LPDP EXT DATA CP<1>
11	NC LPDP EXT DATA CN<1>	==	NC LPDP EXT DATA CN<1>
11	NC LPDP EXT DATA CP<2>	==	NC LPDP EXT DATA CP<2>
11	NC LPDP EXT DATA CN<2>	==	NC LPDP EXT DATA CN<2>
11	NC LPDP EXT DATA CP<3>	==	NC LPDP EXT DATA CP<3>
11	NC LPDP EXT DATA CN<3>	==	NC LPDP EXT DATA CN<3>
11	NC LPDP EXT AUX CP	==	NC LPDP EXT AUX CP
11	NC LPDP EXT AUX CN	==	NC LPDP EXT AUX CN
11	NC LPDP EXT HPD	==	NC LPDP EXT HPD

SYMC HALTER=		SYMC DATE=	
PAGE 1 LE			
SOC: ALIASES LPDP RX			
 Apple Inc.		DRAWING NUMBER 051-09343	REV D
		REVISON 5.0.0	
		BRANCH dvt-1	
		PAGE 423 OF 801	
		SHEET 109 OF 121	
NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. THE FOLLOWING INFORMATION IS CONFIDENTIAL NO PART OF THIS DOCUMENT IS TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF APPLE INC.			

A PCIe ALIAS


12	NC SOC GP PCIE RX1P	==	NC SOC GP PCIE RX1P	NAME_BASE=TRUE NO_TEST=1
12	NC SOC GP PCIE RX1N	==	NC SOC GP PCIE RX1N	NAME_BASE=TRUE NO_TEST=1
12	NC SOC GP PCIE TX1P	==	NC SOC GP PCIE TX1P	NAME_BASE=TRUE NO_TEST=1
12	NC SOC GP PCIE TX1N	==	NC SOC GP PCIE TX1N	NAME_BASE=TRUE NO_TEST=1
12	NC SOC GP PCIE CLK1 100MP	==	NC SOC GP PCIE CLK1 100MP	NAME_BASE=TRUE NO_TEST=1
12	NC SOC GP PCIE CLK1 100MN	==	NC SOC GP PCIE CLK1 100MN	NAME_BASE=TRUE NO_TEST=1
12	NC SOC GP PCIE CLKREQ 1 L	==	NC SOC GP PCIE CLKREQ 1 L	NAME_BASE=TRUE NO_TEST=1
12	NC SOC GP PCIE PERST 1 L	==	NC SOC GP PCIE PERST 1 L	NAME_BASE=TRUE NO_TEST=1
12	NC SOC GP PCIE RX2P	==	NC SOC GP PCIE RX2P	NAME_BASE=TRUE NO_TEST=1
12	NC SOC GP PCIE RX2N	==	NC SOC GP PCIE RX2N	NAME_BASE=TRUE NO_TEST=1
12	NC SOC GP PCIE TX2P	==	NC SOC GP PCIE TX2P	NAME_BASE=TRUE NO_TEST=1
12	NC SOC GP PCIE TX2N	==	NC SOC GP PCIE TX2N	NAME_BASE=TRUE NO_TEST=1
12	NC SOC GP PCIE CLK2 100MP	==	NC SOC GP PCIE CLK2 100MP	NAME_BASE=TRUE NO_TEST=1
12	NC SOC GP PCIE CLK2 100MN	==	NC SOC GP PCIE CLK2 100MN	NAME_BASE=TRUE NO_TEST=1
12	NC SOC GP PCIE CLKREQ 2 L	==	NC SOC GP PCIE CLKREQ 2 L	NAME_BASE=TRUE NO_TEST=1
12	NC SOC GP PCIE PERST 2 L	==	NC SOC GP PCIE PERST 2 L	NAME_BASE=TRUE NO_TEST=1
12	NC SOC GP PCIE RX3P	==	NC SOC GP PCIE RX3P	NAME_BASE=TRUE NO_TEST=1
12	NC SOC GP PCIE RX3N	==	NC SOC GP PCIE RX3N	NAME_BASE=TRUE NO_TEST=1
12	NC SOC GP PCIE TX3P	==	NC SOC GP PCIE TX3P	NAME_BASE=TRUE NO_TEST=1
12	NC SOC GP PCIE TX3N	==	NC SOC GP PCIE TX3N	NAME_BASE=TRUE NO_TEST=1
12	NC SOC GP PCIE CLK3 100MP	==	NC SOC GP PCIE CLK3 100MP	NAME_BASE=TRUE NO_TEST=1
12	NC SOC GP PCIE CLK3 100MN	==	NC SOC GP PCIE CLK3 100MN	NAME_BASE=TRUE NO_TEST=1
12	NC SOC GP PCIE CLKREQ 3 L	==	NC SOC GP PCIE CLKREQ 3 L	NAME_BASE=TRUE NO_TEST=1
12	NC SOC GP PCIE PERST 3 L	==	NC SOC GP PCIE PERST 3 L	NAME_BASE=TRUE NO_TEST=1

B DISP ALIAS

11	NC I2C SD DISP BKLT SCL	==	NC I2C SD DISP BKLT SCL	NAME_BASE=TRUE NO_TEST=1
11	NC I2C SD DISP BKLT SDA	==	NC I2C SD DISP BKLT SDA	NAME_BASE=TRUE NO_TEST=1
11	I2C DISP BKLT SCL	==	I2C DISP BKLT SCL	NAME_BASE=TRUE NO_TEST=1
11	I2C DISP BKLT SDA	==	I2C DISP BKLT SDA	NAME_BASE=TRUE NO_TEST=1
11	NC SPI DISP BKLT CLK R	==	NC SPI DISP BKLT CLK R	NAME_BASE=TRUE NO_TEST=1
11	NC SPI DISP BKLT CS L	==	NC SPI DISP BKLT CS L	NAME_BASE=TRUE NO_TEST=1
11	NC SPMI DISP BKLT CLK	==	NC SPMI DISP BKLT CLK	NAME_BASE=TRUE NO_TEST=1
11	NC SPMI DISP BKLT DATA	==	NC SPMI DISP BKLT DATA	NAME_BASE=TRUE NO_TEST=1
11	NC SOC DISP POL	==	NC SOC DISP POL	NAME_BASE=TRUE NO_TEST=1
11	NC DISP BKLT FSYNC	==	NC DISP BKLT FSYNC	NAME_BASE=TRUE NO_TEST=1
11	DISP BKLT LSYNC	==	DISP BKLT LSYNC	NAME_BASE=TRUE NO_TEST=1
11	NC SOC DISP TOUCH BSYNCO	==	NC SOC DISP TOUCH BSYNCO	NAME_BASE=TRUE NO_TEST=1
11	NC SOC DISP TOUCH BSYNCI	==	NC SOC DISP TOUCH BSYNCI	NAME_BASE=TRUE NO_TEST=1
11	NC SOC DISP TOUCH FB	==	NC SOC DISP TOUCH FB	NAME_BASE=TRUE NO_TEST=1
11	NC BKLT BOOST THROTTLE L	==	NC BKLT BOOST THROTTLE L	NAME_BASE=TRUE NO_TEST=1

D LPDP Aliases

11	NC SOC LPDP DP2HDMI RCAL POS	==	NC SOC LPDP DP2HDMI RCAL POS	NAME_BASE=TRUE NO_TEST=1
11	NC SOC LPDP DP2HDMI RCAL NEG	==	NC SOC LPDP DP2HDMI RCAL NEG	NAME_BASE=TRUE NO_TEST=1

SYSC HALTER=		SYSC DATE=	
PAGE 1 LE			
SOC: ALIASES PCIE, LPDP TX			
 Apple Inc.		051-09343	MODE D
NOTICE OF PROPRIETARY PROPERTY		5.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. NO PART OF THIS DOCUMENT IS TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM APPLE INC.		BRANCH dvt-1	
PAGE 424 OF 801		PAGE 110 OF 121	

A SMC & NUB ALIAS

```
TOUCHID_PWR_EN == TOUCHID_PWR_EN
MAKE_BASE=TRUE

NC_SOC_NUB_GPIO_2 == NC_SOC_NUB_GPIO_2
MAKE_BASE=TRUE

NC_SOC_NUB_GPIO_3 == NC_SOC_NUB_GPIO_3
MAKE_BASE=TRUE

NC_SOC_NUB_GPIO_4 == NC_SOC_NUB_GPIO_4
MAKE_BASE=TRUE

NC_SOC_NUB_GPIO_5 == NC_SOC_NUB_GPIO_5
MAKE_BASE=TRUE

NC_ENET_LOW_PWR == NC_ENET_LOW_PWR
MAKE_BASE=TRUE

NC_SOC_NUB_GPIO_10 == NC_SOC_NUB_GPIO_10
MAKE_BASE=TRUE

NC_SOC_NUB_GPIO_12 == NC_SOC_NUB_GPIO_12
MAKE_BASE=TRUE

NC_SOC_NUB_GPIO_14 == NC_SOC_NUB_GPIO_14
MAKE_BASE=TRUE

NC_SOC_NUB_GPIO_15 == NC_SOC_NUB_GPIO_15
MAKE_BASE=TRUE
```

D MTR_TD Aliases

```
NC_SOC_MTR_TD_B == NC_SOC_MTR_TD_B
MAKE_BASE=TRUE

NC_SOC_MTR_TD_BS == NC_SOC_MTR_TD_BS
MAKE_BASE=TRUE

NC_SOC_MTR_TD_E == NC_SOC_MTR_TD_E
MAKE_BASE=TRUE

NC_SOC_MTR_TD_ES == NC_SOC_MTR_TD_ES
MAKE_BASE=TRUE

NC_SOC_MTR_TD_ESD == NC_SOC_MTR_TD_ESD
MAKE_BASE=TRUE
```

B ISP ALIAS

```
NC_SOC_ISP_GPIO_1 == NC_SOC_ISP_GPIO_1
MAKE_BASE=TRUE

NC_SOC_ISP_GPIO_2 == NC_SOC_ISP_GPIO_2
MAKE_BASE=TRUE

NC_SOC_ISP_GPIO_3 == NC_SOC_ISP_GPIO_3
MAKE_BASE=TRUE

NC_SOC_ISP_SEMIO_SCLK == NC_SOC_ISP_SEMIO_SCLK
MAKE_BASE=TRUE

NC_SOC_ISP_SEMIO_SDATA == NC_SOC_ISP_SEMIO_SDATA
MAKE_BASE=TRUE

NC_SOC_ISP_SEMIO_SDATA == NC_SOC_ISP_SEMIO_SDATA
MAKE_BASE=TRUE

NC_SOC_ISP_SEMIO_SDATA == NC_SOC_ISP_SEMIO_SDATA
MAKE_BASE=TRUE

NC_SOC_ISP_SEMIO_SDATA == NC_SOC_ISP_SEMIO_SDATA
MAKE_BASE=TRUE

NC_SOC_SENSOR0_CLK == NC_SOC_SENSOR0_CLK
MAKE_BASE=TRUE

NC_SOC_SENSOR1_CLK == NC_SOC_SENSOR1_CLK
MAKE_BASE=TRUE
```

E MISC. ALIAS

```
NC_SOC_SMC_GPIO_1 == NC_SOC_SMC_GPIO_1
MAKE_BASE=TRUE

NC_SMC_FAN_0_PWM == NC_SMC_FAN_0_PWM
MAKE_BASE=TRUE

NC_SMC_FAN_0_TACH == NC_SMC_FAN_0_TACH
MAKE_BASE=TRUE

NC_SMC_FAN_1_PWM == NC_SMC_FAN_1_PWM
MAKE_BASE=TRUE

NC_SMC_FAN_1_TACH == NC_SMC_FAN_1_TACH
MAKE_BASE=TRUE

NC_SOC_NUB_CLK_OUT_0 == NC_SOC_NUB_CLK_OUT_0
MAKE_BASE=TRUE

TP_SOC_NUB_CLK_OUT_1 == TP_SOC_NUB_CLK_OUT_1
MAKE_BASE=TRUE
```

C MIPI Aliases

```
NC_SOC_MIPI0C_DCLK == NC_SOC_MIPI0C_DCLK
MAKE_BASE=TRUE

NC_SOC_MIPI0C_DNCLK == NC_SOC_MIPI0C_DNCLK
MAKE_BASE=TRUE

NC_SOC_MIPI0C_DPDATA<0> == NC_SOC_MIPI0C_DPDATA<0>
MAKE_BASE=TRUE

NC_SOC_MIPI0C_DNDATA<0> == NC_SOC_MIPI0C_DNDATA<0>
MAKE_BASE=TRUE

NC_SOC_MIPI0C_DPDATA<1> == NC_SOC_MIPI0C_DPDATA<1>
MAKE_BASE=TRUE

NC_SOC_MIPI0C_DNDATA<1> == NC_SOC_MIPI0C_DNDATA<1>
MAKE_BASE=TRUE

NC_SOC_MIPI0C_REXT == NC_SOC_MIPI0C_REXT
MAKE_BASE=TRUE
```

F UWB Aliases

```
NC_UWB_HOST_WAKE == NC_UWB_HOST_WAKE
MAKE_BASE=TRUE

NC_UWB_DUMP_TRIG == NC_UWB_DUMP_TRIG
MAKE_BASE=TRUE

NC_UWB_CS_L == NC_UWB_CS_L
MAKE_BASE=TRUE


NC_SWD_UWB_SWIO_R == NC_SWD_UWB_SWIO_R
MAKE_BASE=TRUE
```

SYMC DATE:		SYMC DATE:	
PAGE 1 LE			
SOC: ALIASES CAMERA, USB, MISC			
Apple Inc.		051-09343	MADE IN CHINA
NOTICE OF PROPRIETARY PROPERTY		5.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. AND IS NOT TO BE DISCLOSED OR REPRODUCED IN ANY MANNER WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC.		dvt-1	
PAGE 425 OF 801		111 OF 121	

SPACING CONSTRAINT SET, CLASS ASSIGNMENT				
CLASS DEFINITIONS			COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: D0R* DP NAMES EX: DP-DP-AA*DP-BB* (LINE STARTS WITH FLAG DP.)	
CLASS NAME		CONSTRAINT SET		N
CLOCK_24M	S	A DIELECTRIC 3X	=	Y
CLOCK_25K	S	A DIELECTRIC 3X	=	Y
CIO_02S	S	A DIELECTRIC 5X	=	Y
CIO_02D	S	A DIELECTRIC 5X	=	Y
USBC_ATC_AUX	S	A DIELECTRIC 4X	=	Y
PCIE_WAND_D2R	S	A DIELECTRIC 4X	=	Y
PCIE_WAND_R2D	S	A DIELECTRIC 4X	=	Y
PCIE_WLRST_D2R	S	A DIELECTRIC 4X	=	Y
PCIE_CLK	S	A DIELECTRIC 5X	=	Y
LFDP	S	A DIELECTRIC 5X	=	Y
LFDP_PTCAM	S	A DIELECTRIC 4X	=	Y
R00B	S	A DIELECTRIC 4X	=	Y
USB2	S	A DIELECTR C 4X	=	Y
GROUND	S	DEFAULT	=	Y
OWER	S	DEFAULT	=	Y
RF	S	RF	RF ANT*	Y

SPACING CONSTRAINT SET ASSIGNMENT, CLASS-CLASS

CLASS TO CLASS SPACING		
CLASS NAME	CLASS NAME	CONSTRAINT SET
CIO D2R	GROUND	DEFAULT WITH 4X TO SHAPE
CIO R2D	GROUND	DEFAULT WITH 4X TO SHAPE
LPDP	GROUND	DEFAULT WITH 4X TO SHAPE
LPDP PFCAM	GROUND	DEFAULT WITH 4X TO SHAPE
PCIE CLK	GROUND	DEFAULT WITH 4X TO SHAPE
PCIE NAND D2R	GROUND	DEFAULT WITH 4X TO SHAPE
PCIE NAND R2D	GROUND	DEFAULT WITH 4X TO SHAPE
PCIE WLBT D2R	GROUND	DEFAULT WITH 4X TO SHAPE
PCIE WLBT R2D	GROUND	DEFAULT WITH 4X TO SHAPE
USBC ATC AUX	GROUND	DEFAULT WITH 4X TO SHAPE
USBB	GROUND	DEFAULT WITH 4X TO SHAPE
USB2	GROUND	DEFAULT WITH 4X TO SHAPE
CIO D2R	POWER	DEFAULT WITH 4X TO SHAPE
CIO R2D	POWER	DEFAULT WITH 4X TO SHAPE
LPDP	POWER	DEFAULT WITH 4X TO SHAPE
LPDP PFCAM	POWER	DEFAULT WITH 4X TO SHAPE
PCIE CLK	POWER	DEFAULT WITH 4X TO SHAPE
PCIE NAND D2R	POWER	DEFAULT WITH 4X TO SHAPE
PCIE NAND R2D	POWER	DEFAULT WITH 4X TO SHAPE
PCIE WLBT D2R	POWER	DEFAULT WITH 4X TO SHAPE
PCIE WLBT R2D	POWER	DEFAULT WITH 4X TO SHAPE
CIO D2R	PCIE NAND D2R	A DIELECTRIC 4X
CIO D2R	PCIE WLBT D2R	A DIELECTRIC 4X
CIO D2R	LPDP PFCAM	A DIELECTRIC 4X
CIO D2R	CIO R2D	A DIELECTRIC 5X
PCIE NAND D2R	PCIE NAND D2R	A DIELECTRIC 4X
PCIE NAND D2R	PCIE WLBT D2R	A DIELECTRIC 4X
PCIE NAND D2R	LPDP PFCAM	A DIELECTRIC 4X
PCIE NAND D2R	PCIE NAND R2D	A DIELECTRIC 5X
PCIE WLBT D2R	PCIE WLBT R2D	A DIELECTRIC 4X
PCIE WLBT D2R	LPDP PFCAM	A DIELECTRIC 4X
CIO R2D	PCIE NAND R2D	A DIELECTRIC 4X
CIO R2D	PCIE WLBT R2D	A DIELECTRIC 4X
CIO R2D	PCIE CLK	A DIELECTRIC 4X
CIO R2D	LPDP	A DIELECTRIC 4X
PCIE NAND R2D	PCIE NAND R2D	A DIELECTRIC 4X
PCIE NAND R2D	PCIE WLBT R2D	A DIELECTRIC 4X
PCIE NAND R2D	PCIE CLK	A DIELECTRIC 4X
PCIE NAND R2D	LPDP	A DIELECTRIC 4X
PCIE WLBT R2D	PCIE CLK	A DIELECTRIC 4X
PCIE WLBT R2D	LPDP	A DIELECTRIC 4X
PCIE CLK	PCIE CLK	A DIELECTRIC 4X
PCIE CLK	LPDP	A DIELECTRIC 4X
LPDP	LPDP	A DIELECTRIC 3X
LPDP PFCAM	LPDP PFCAM	A DIELECTRIC 3X

PAGE TITLE		17.4 SPACING CSETS, CLASS-CLASS	
 Apple Inc.		051-09343	MODE D
NOTICE OF PROPRIETARY PROPERTY		5.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. NO PART OF THIS DOCUMENT IS TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM APPLE INC.		BRANCH dvt-1	
PAGE		503 OF 801	
SERIES		114 OF 121	

SOC

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
939-13035	1	PCBA_M020MAL17_X2483	U0600	CRITICAL	SOC:INTERPOSER

C0 GOOD HY

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
998-30913	1	SOC1380 CO-H 137,14,40,8083,CO,H,M02001	U0600	CRITICAL	SOC GOOD_CO_HY_8GB
998-30914	1	SOC1380 CO-H40,13,14,40,8083,CO,H,M02001	U0600	CRITICAL	SOC GOOD_CO_HY_16GB
998-30915	1	SOC1380 CO-H40,13,14,40,8083,CO,H,M02001	U0600	CRITICAL	SOC GOOD_CO_HY_24GB

PAR NUMBER	AL ERNA E FOR PAR NUMBER	BOM OP ION	REF DES	COMMENT S
998-30907	998-30913	ALT_ON	ALL	Hynix Bin1
998-30908	998-30914	ALT_ON	ALL	Hynix Bin1
998-30909	998-30915	ALT_ON	ALL	Hynix Bin1

PAR NUMBER	AL ERNA E FOR PAR NUMBER	BOM OP ION	REF DES	COMMENT S
998-32805	998-30913	ALT_ON	ALL	Hynix Bin4
998-32806	998-30914	ALT_ON	ALL	Hynix Bin4
998-32807	998-30915	ALT_ON	ALL	Hynix Bin4

C0 GOOD SA

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
998-32030	1	SOC1380 CO-H40,13,14,40,8083,CO,H,M02001	U0600	CRITICAL	SOC GOOD_CO_SA_8GB

NO SAMSUNG 16.24 GB DRAM CONFIGS

PAR NUMBER	AL ERNA E FOR PAR NUMBER	BOM OP ION	REF DES	COMMENT S
998-32028	998-32030	ALT_ON	ALL	Samsung Bin1

PAR NUMBER	AL ERNA E FOR PAR NUMBER	BOM OP ION	REF DES	COMMENT S
998-32809	998-32030	ALT_ON	ALL	Samsung Bin4

C0 GOOD MI

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
NO MICRON 8GB DRAM CONFIG					
998-32534	1	SOC1380 CO-H 137,14,40,8083,CO,H,M02001	U0600	CRITICAL	SOC GOOD_CO_MI_16GB
998-30918	1	SOC1380 CO-H 137,14,40,8083,CO,H,M02001	U0600	CRITICAL	SOC GOOD_CO_MI_24GB

PAR NUMBER	AL ERNA E FOR PAR NUMBER	BOM OP ION	REF DES	COMMENT S
998-30911	998-32534	ALT_ON	ALL	Micron Bin1
998-30912	998-30918	ALT_ON	ALL	Micron Bin1

PAR NUMBER	AL ERNA E FOR PAR NUMBER	BOM OP ION	REF DES	COMMENT S
998-32809	998-32534	ALT_ON	ALL	Micron Bin4
998-32810	998-30918	ALT_ON	ALL	Micron Bin4

C0 BEST HY

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
998-30907	1	SOC1380 CO-H 137,14,40,8083,CO,H,M02001	U0600	CRITICAL	SOC BEST_CO_HY_8GB
998-30908	1	SOC1380 CO-H40,13,14,40,8083,CO,H,M02001	U0600	CRITICAL	SOC BEST_CO_HY_16GB
998-30909	1	SOC1380 CO-H40,13,14,40,8083,CO,H,M02001	U0600	CRITICAL	SOC BEST_CO_HY_24GB

C0 BEST SA

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
998-32028	1	SOC1380 CO-H40,13,14,40,8083,CO,H,M02001	U0600	CRITICAL	SOC BEST_CO_SA_8GB

NO SAMSUNG 16.24 GB DRAM CONFIGS

C0 BEST MI

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
NO MICRON 8GB DRAM CONFIG					
998-32531	1	SOC1380 CO-H 137,14,40,8083,CO,H,M02001	U0600	CRITICAL	SOC BEST_CO_MI_16GB
998-30912	1	SOC1380 CO-H 137,14,40,8083,CO,H,M02001	U0600	CRITICAL	SOC BEST_CO_MI_24GB

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4


3

2</

SYMC MASTER#PAGE 1 OF 1

SYMC DATE#

BOM: NAND

 Apple Inc.

051-09343

5.0.0

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. NO PART OF THIS DOCUMENT IS TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM APPLE INC.

602 OF 801

116 OF 121

A Module Parts

RT13 Retimer

PART #	Q	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
998-25524	2	CLL17F08A,B1,USB-C R-TIME,1DRY,CSF154	UF000,UF100	CRITICAL	ATCXTM8_B0
998-27476	2	CLL17F08A,B1,USB-C RETIMER,RT,CSF154	UF000,UF100	CRITICAL	ATCXTM8_B1_DEV
338000889	2	CLL17F08A,B1,USB-C RETIMER,ATM,C,PI54	UF000,UF100	CRITICAL	ATCXTM8_B1_ATM_PROD
338000893	2	CLL17F08A,B1,USB-C RETIMER,B0N,CSF154	UF000,UF100	CRITICAL	ATCXTM8_B1_B0N_PROD
338000895	2	CLL17F08A,B1,USB-C RETIMER,ABN,CSF154	UF000,UF100	CRITICAL	ATCXTM8_B1_ABN_PROD
998-30147	2	CLL17F08A,B2,USBC RETIMER,ABN,CSF154	UF000,UF100	CRITICAL	ATCXTM8_B2_DEV
998-33058	2	CLL17F08A,B2,USBC RE-MEM,ABN,CSF154	UF000,UF100	CRITICAL	ATCXTM8_B2_A06_DEV
998-33082	2	CLL17F08A,B2,USBC RETIMER,ABN,CSF154	UF000,UF100	CRITICAL	ATCXTM8_B2_A09_DEV

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
998-33083	998-33058	ALT_080	UF000,UF100	rdar://113696992

Ace3

PART #	Q	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338003133	3	CLL1800020A,ABN,AL,USB PD,RTM,ABN,CSF154	UF400,UF500	CRITICAL	USBCPC_PORTABLE_A0
338003508	3	CLL1800020A,ABN,AL,USB PD,RTM,ABN,CSF154	UF400,UF500	CRITICAL	USBCPC_PORTABLE_A1

eUSB Level Shifter

PART #	Q	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338000908	2	CLL18708A,C10082402,ABN,CSF24	UF600,UF650	CRITICAL	UTP_C10082702_UF_PORTABLE

Secure Element Prod and Dev

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
338000941	338000956	ALT_080	US000	

B Programmable Parts

USBC Ace3 SPI Flash

PART #	Q	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
335000444	1	CLL1800000A,AL,FLASH,RTM,CSF154,CSF154	UF260	CRITICAL	UF260_B0M_BLANK
					Winbond
PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS	
335000537	335000444	UF260_B0M_BLANK	UF260	rdar://100123287	Macronix
335000571	335000444	UF260_B0M_BLANK	UF260	rdar://100123287	Gigadevice

MagSafe Ace3 SPI Flash

PART #	Q	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
335000444	1	CLL1800000A,AL,FLASH,RTM,CSF154,CSF154	US660	CRITICAL	UF260_B0M_BLANK
					Macronix
PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS	
335000537	335000444	UF260_B0M_BLANK	US660	rdar://100123287	Gigadevice
335000571	335000444	UF260_B0M_BLANK	US660	rdar://100123287	

SOC QSPI Flash


PART #	Q	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
335000575	1	CLL1800000A,AL,FLASH,RTM,CSF154,CSF154	Q1900	CRITICAL	SOC_B0M_BLANK
					Macronix
PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS	
335000574	335000575	SOC_B0M_BLANK	Q1900	Winbond rdar://100900217	
335000596	335000575	SOC_B0M_BLANK	Q1900	Gigadevice rdar://100900217	

Re-timer ROM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335000638	2	1C FLASH, 64MBIT, 1.2V, QFN-16, CSF12	UF090,UF190	CRITICAL	ATCXTM8_B0M_CSP_BLANK
					Gigadevice
PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS	
335000573	335000638	ATCXTM8_B0M_CSP_BLANK	UF090,UF190	Winbond rdar://100123096	
335000594	335000638	ATCXTM8_B0M_CSP_BLANK	UF090,UF190	Macronix rdar://100123096	

C USB-C Approved Alternates

PART NUMBER	ALTERNATE FOR PART NUMBER	REFERENCE DESIGNATOR(S)	DESCRIPTION	BOM OPTION
376800598	376800078	QF910,QF940,QF960	TOSHIBA	VISHAY
35384037	353803251	UF690	TI	ON-SEMI
353800636	353803251	UF690	TI	PERICOM
353803294	353803251	UF690	TI	PERICOM

PAGE 118 BOM: Prog and Module Parts			
 Apple Inc.	ORIGINAL NUMBER	501-09343	DATE
	REVISION	5.0.0	
NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. NO PART OF THIS DOCUMENT IS TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF APPLE INC.			BRANCH
			dvt-1
			PAGE
			603 OF 801
			SHEET
			117 OF 121


8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---


MPMU


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
998-30983	1	IC, PMU, STONE, AI, OTF-CPC, WLCSP420	U8100	CRITICAL	MPMU_IC:AI_CPC
998-31475	1	IC, PMU, STONE, AI, OTF-CPD, WLCSP420	U8100	CRITICAL	MPMU_IC:AI_CPD
998-31669	1	IC, PMU, STONE, AI, OTF-CPE, WLCSP420	U8100	CRITICAL	MPMU_IC:AI_CPE
998-32325	1	IC, PMU, STONE, AI, OTF-CPF, WLCSP420	U8100	CRITICAL	MPMU_IC:AI_CPF
998-32439	1	IC, PMU, STONE, AI, OTF-CPG, WLCSP420	U8100	CRITICAL	MPMU_IC:AI_CPG

SPMU

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
998-30984	1	IC,PMU,VALE,A1,OTP-CPC,WLCSF196	U7700	CRITICAL	SPMU_IC:A1_CPC
998-32326	1	IC,PMU,VALE,A1,OTP-CPD,WLCSF196	U7700	CRITICAL	SPMU_IC:A1_CPD

PAGE 1		BOM: PMU	
	Apple Inc.	DRAWING NUMBER 051-09343	SIZE D
		REVISION 5.0.0	
NOTICE OF PROPRIETARY PROPERTY		dtv-1	
HE IS A OR I AM ON CAN JOINED HEREIN IS HE I AM NOT A PROPRIETOR OF APPLE INC. HE IS A OR I AM ON CAN JOINED HEREIN IS HE I AM NOT A PROPRIETOR OF APPLE INC.		PAGE 604 OF 801	
I AM NOT A PROPRIETOR OF APPLE INC. I AM NOT A PROPRIETOR OF APPLE INC.		SHEET 118 OF 121	



PAGE TITLE		DRAWING NUMBER		DATE
-----		051-09343	D	
 Apple Inc.		REVISION		5.0.0
NOTICE OF PROPRIETARY PROPERTY		BRANCH		dvt-1
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. THE FOLLOWING INFORMATION IS CONFIDENTIAL AND NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF APPLE INC.		PAGE		801 OF 801
		SHEET		121 OF 121