

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

K24 MLB SCHEMATIC

PVT RELEASE

5/6/2009

| | | | | | |
|-----|------|------------|-----------------------|-----------------|------------------|
| REV | ZONE | ECN | DESCRIPTION OF CHANGE | CK APPD DATE | ENG APPD DATE |
| A | | 0000713283 | K24 MLB PVT RELEASE | 5/6/09 | ? |


| Page | Contents | Sync | Date |
|------|------------------------------|-------------|------------|
| 1 | Table of Contents | T17_MLB | 08/22/2007 |
| 2 | System Block Diagram | T18_MLB | 12/12/2007 |
| 3 | Power Block Diagram | DRAGON | 03/13/2008 |
| 4 | BOM Configuration | H97_MLB | |
| 5 | Revision History | H97_MLB | |
| 6 | FUNC TEST | H97_MLB | |
| 7 | Power Aliases | BEN | 04/21/2008 |
| 8 | SIGNAL ALIAS | H97_MLB | |
| 9 | CPU FSB | T18_MLB | 12/12/2007 |
| 10 | CPU Power & Ground | T18_MLB | 12/12/2007 |
| 11 | CPU Decoupling | RAYMOND | 03/31/2008 |
| 12 | extended Debug Port(MiniXDP) | K19_MLB | 11/07/2008 |
| 13 | MCP CPU Interface | T18_MLB | 04/04/2008 |
| 14 | MCP Memory Interface | T18_MLB | 04/04/2008 |
| 15 | MCP Memory Misc | T18_MLB | 04/04/2008 |
| 16 | MCP PCIe Interfaces | T18_MLB | 04/04/2008 |
| 17 | MCP Ethernet & Graphics | T18_MLB | 04/04/2008 |
| 18 | MCP PCI & LPC | T18_MLB | 04/04/2008 |
| 19 | MCP SATA & USB | T18_MLB | 04/04/2008 |
| 20 | MCP HDA & MISC | T18_MLB | 06/26/2008 |
| 21 | MCP Power & Ground | T18_MLB | 04/04/2008 |
| 22 | MCP Standard Decoupling | T18_MLB | 04/04/2008 |
| 23 | MCP Graphics Support | T18_MLB | 12/12/2007 |
| 24 | SB Misc | RAYMOND | 04/05/2008 |
| 25 | FSB/DDR3 Vref Margining | BEN | 03/31/2008 |
| 26 | DDR3 SO-DIMM Connector A | BEN | 06/30/2008 |
| 27 | DDR3 SO-DIMM Connector B | BEN | 05/09/2008 |
| 28 | DDR3 Support | T18_MLB | 04/04/2008 |
| 29 | Right Clutch Connector | YITE | 04/22/2008 |
| 30 | SECUREDIGITAL CARD READER | YITE | 01/30/2009 |
| 31 | Ethernet PHY (RTL8211CL) | SUMA | 05/23/2008 |
| 32 | Ethernet & AirPort Support | SUMA | 07/01/2008 |
| 33 | ETHERNET CONNECTOR | SUMA | 04/04/2008 |
| 34 | FireWire LLC/PHY (FW643) | K19_MLB | 11/02/2008 |
| 35 | FireWire Port Power | YUN_K19_MLB | 12/22/2008 |


| Page | Contents | Sync | Date |
|------|-----------------------------|------------|------------|
| 36 | FireWire Ports | K19_MLB | 11/02/2008 |
| 37 | SATA Connectors | K19_MLB | 12/04/2008 |
| 38 | External USB Connectors | YUAN.MA | 01/18/2008 |
| 39 | Front Flex Support | YUAN.MA | 05/28/2008 |
| 40 | SMC | T18_MLB | 06/26/2008 |
| 41 | SMC Support | YUAN.MA | 05/28/2008 |
| 42 | LPC+SPI Debug Connector | CHANGZHANG | 05/09/2008 |
| 43 | K24 SMBUS CONNECTIONS | BEN | 04/21/2008 |
| 44 | VOLTAGE SENSING | YUNWU | 02/04/2008 |
| 45 | Current Sensing | YUNWU | 12/17/2008 |
| 46 | Thermal Sensors | YUNWU | 03/20/2008 |
| 47 | Fan | CHANGZHANG | 01/18/2008 |
| 48 | WELLSPRING 1 | YUAN.MA | 04/22/2008 |
| 49 | WELLSPRING 2 | YUAN.MA | 05/09/2008 |
| 50 | SMS | YUNWU | 06/26/2008 |
| 51 | SPI ROM | CHANGZHANG | 05/02/2008 |
| 52 | AUDIO: CODEC/REGULATOR | AUDIO | 03/04/2009 |
| 53 | AUDIO: LINE INPUT FILTER | AUDIO | 01/31/2009 |
| 54 | AUDIO: HEADPHONE FILTER | AUDIO | 02/03/2009 |
| 55 | AUDIO: SPEAKER AMP | AUDIO | 12/18/2008 |
| 56 | AUDIO: JACK | AUDIO | 03/20/2009 |
| 57 | AUDIO: JACK TRANSLATORS | AUDIO | 03/20/2009 |
| 58 | DC-In & Battery Connectors | YUNWU | 12/11/2008 |
| 59 | PBUS Supply/Battery Charger | RAYMOND | 01/31/2008 |
| 60 | 5V/3.3V SUPPLY | RAYMOND | 02/08/2008 |
| 61 | 1.5V/0.75V DDR3 SUPPLY | RAYMOND | 01/31/2008 |
| 62 | IMVP6 CPU VCore Regulator | RAYMOND | 01/31/2008 |
| 63 | MCP CORE REGULATOR | K19_MLB | 12/10/2008 |
| 64 | CPU VTT(1.05V) SUPPLY | RAYMOND | 02/08/2008 |
| 65 | MISC POWER SUPPLIES | RAYMOND | 01/23/2008 |
| 66 | POWER SEQUENCING | YUAN.MA | 12/11/2008 |
| 67 | POWER FETS | YUAN.MA | 12/11/2008 |
| 68 | LVDS CONNECTOR | MMARTIN | 04/04/2008 |
| 69 | DISPLAYPORT SUPPORT | AMASON | 04/18/2008 |
| 70 | DisplayPort Connector | AMASON | 06/30/2008 |

| Page | Contents | Sync | Date |
|------|-------------------------|---------|------------|
| 71 | LCD BACKLIGHT DRIVER | KIRAN | 12/05/2008 |
| 72 | LCD Backlight Support | YITE | 06/30/2008 |
| 73 | CPU/FSB Constraints | T18_MLB | 01/04/2008 |
| 74 | Memory Constraints | T18_MLB | 01/04/2008 |
| 75 | MCP Constraints 1 | T18_MLB | 01/04/2008 |
| 76 | MCP Constraints 2 | T18_MLB | 12/14/2007 |
| 77 | Ethernet Constraints | T18_MLB | 03/19/2008 |
| 78 | FireWire Constraints | K19_MLB | 12/01/2008 |
| 79 | SMC Constraints | T18_MLB | 01/04/2008 |
| 80 | K24 SPECIAL CONSTRAINTS | H97_MLB | |
| 81 | K24 RULE DEFINITIONS | H97_MLB | |

Schematic / PCB #'s

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|---------------|---------------|----------|------------|
| 051-7898 | 1 | SCHEM,MLB,K24 | SCH | CRITICAL | |
| 820-2530 | 1 | PCBF,MLB,K24 | PCB | CRITICAL | |

| | | | | | |
|---|-------|-------------------------------------|-----------|--|----------------|
| DIMENSIONS ARE IN MILLIMETERS | | METRIC | | APPLE INC. | |
| XX : | _____ | | | NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | |
| X.XX : | _____ | DRAFTER | DESIGN CK | | |
| X.XXX : | _____ | ENG APPD | MFG APPD | | |
| ANGLES : | _____ | QA APPD | DESIGNER | | |
| DO NOT SCALE DRAWING | | RELEASE | SCALE | TITLE | |
|  THIRD ANGLE PROJECTION | | MATERIAL/FINISH NOTED AS APPLICABLE | | SIZE D | DRAWING NUMBER |
| | | | | 051-7898 | REV. A |
| | | | | SHT 1 OF 81 | |



System Block Diagram

SYNC_MASTER=F18_MLB SYNC_DATE=12/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|----------------|------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF | |
| NONE | 2 | 81 | |

8

7

6

5

4

3

2

1

BOM Variants

| BOM NUMBER | BOM NAME | BOM OPTIONS |
|------------|-------------------------|--------------------------------------|
| 630-9923 | PCBA,MLB,BETTER,K24 | K24_COMMON,CPU_2_26GHZ,EEE_6GC,KB_BL |
| 630-9924 | PCBA,MLB,BEST,K24 | K24_COMMON,CPU_2_53GHZ,EEE_6GD,KB_BL |
| 085-0741 | K24 MLB DEVELOPMENT BOM | K24_DEVEL_PVT |

Bar Code Labels / EEE #'s

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|-------------------------------|---------------|----------|------------|
| 826-4393 | 1 | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEE:6G4] | CRITICAL | EEE_6G4 |
| 826-4393 | 1 | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEE:6GC] | CRITICAL | EEE_6GC |
| 826-4393 | 1 | LBL,P/N LABEL,PCB,28MM X 6 MM | [EEE:6GD] | CRITICAL | EEE_6GD |

BOM Groups

| BOM GROUP | BOM OPTIONS |
|----------------|---|
| K24_COMMON | COMMON,ALTERNATE,K24_MCP,K24_MISC,K24_DEBUG_PVT,K24_PROGPARTS |
| K24_MCP | MCP_B03,BOOT_MODE_USER,MCPSEQ_SMC |
| K24_MISC | ONEWIRE_PU,DP_ESD,MIKEY,BKLT_PROD,SUPERCAP_NO,LDO_NO |
| K24_PROGPARTS | BOOTROM_PROG,SMC_PROG,IR_PROG,WELLSPRING_PROG |
| K24_DEBUG_ENG | DEVEL_BOM,SMC_DEBUG_YES,XP |
| K24_DEBUG_PVT | DEVEL_BOM,BMON_PROD,SMC_DEBUG_YES,XP,NO_VREFMRGN |
| K24_DEBUG_PROD | BMON_PROD,SMC_DEBUG_YES,XP,LPCPLUS_NOT,NO_VREFMRGN |
| K24_DEVEL_ENG | BMON_ENG,XP_CONN,LPCPLUS,VREFMRGN,FWPY_WAKE_YES |
| K24_DEVEL_PVT | LPCPLUS |

Module Parts

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|---------------------------------------|---------------|----------|-------------|
| 337S3646 | 1 | PDC,SLG8E,PRO,2.0,25W,1066,MO,3M,BGA | U1000 | CRITICAL | CPU_2_0GHZ |
| 337S3704 | 1 | PDC,SLG8E,PRO,2.26,25W,1066,RO,3M,BGA | U1000 | CRITICAL | CPU_2_26GHZ |
| 337S3639 | 1 | PDC,SLB4N,PRO,2.4,25W,1066,MO,3M,BGA | U1000 | CRITICAL | CPU_2_4GHZ |
| 337S3756 | 1 | PDC,SLGFG,PRO,2.53,25W,1066,RO,3M,BGA | U1000 | CRITICAL | CPU_2_53GHZ |
| 337S3761 | 1 | PDC,SLGLA,PRO,2.66,25W,1066,RO,3M,BGA | U1000 | CRITICAL | CPU_2_66GHZ |
| 338S0710 | 1 | IC,GMCP,MCP79,35X35MM,BGA1437,B03 | U1400 | CRITICAL | MCP_B03 |

Programmable Parts

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|---------------------------------------|---------------|----------|------------------|
| 338S0563 | 1 | IC,SMC,HS8/2117,9X9MM,TLP,HF | U4900 | CRITICAL | SMC_BLANK |
| 341S2445 | 1 | IC,SMC,K24 | U4900 | CRITICAL | SMC_PROG |
| 335S0610 | 1 | IC,FLASH,SPI,32MBIT,3.3V,86MHE,8-SOP | U6100 | CRITICAL | BOOTROM_BLANK |
| 341S2441 | 1 | IC,PRGRM,EFI BOOTROM,UNLOCK,K24 | U6100 | CRITICAL | BOOTROM_PROG |
| 338S0375 | 1 | IC,CY7063833,ENCORE II,USB CONTROLLER | U4800 | CRITICAL | IR_BLANK |
| 341S2093 | 1 | IC,IR CONTROLLER,M97 | U4800 | CRITICAL | IR_PROG |
| 337S2983 | 1 | IC,PSOC+ W/ USB,56 PIN,MLF,CY8C24794 | U5701 | CRITICAL | WELLSPRING_BLANK |
| 341S2503 | 1 | IC,PRGRM,WELLSPRING CONTROLLER | U5701 | CRITICAL | WELLSPRING_PROG |

LOCKED BOOTROM APN IS 341S2443


Alternate Parts

| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS: |
|-------------|---------------------------|------------|---------|--------------------------|
| 152S0778 | 152S0693 | | ALL | CYNTEC AS ALTERNATE |
| 152S0796 | 152S0685 | | ALL | CIVTEC AS ALTERNATE |
| 157S0058 | 157S0055 | | ALL | DELTA AS ALTERNATE |
| 104S0018 | 104S0023 | | ALL | DALE/VISHAY AS ALTERNATE |
| 128S0093 | 128S0218 | | ALL | KEMET AS ALTERNATE |
| 152S0874 | 152S0516 | | ALL | MAGLAYERS AS ALTERNATE |
| 152S0847 | 152S0586 | | ALL | MAGLAYERS AS ALTERNATE |
| 516-0213 | 516-0201 | | ALL | MOLEX AS ALTERNATE |
| 516S0709 | 516S0706 | | ALL | MOLEX AS ALTERNATE |
| 152S1025 | 152S1024 | | ALL | TOKO AS ALTERNATE |

DEVELOPMENT BOM

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|-------------------------|---------------|----------|------------|
| 085-0741 | 1 | K24 MLB DEVELOPMENT BOM | DEVEL | CRITICAL | DEVEL_BOM |

K24 BOARD STACK-UP



BOM Configuration

SYNC_MASTER=M97_MLB

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



| SIZE | DRAWING NUMBER | REV. |
|------|----------------|-------|
| D | 051-7898 | 4.7.0 |

| SCALE | SHT | OF |
|-------|-----|----|
| NONE | 4 | 81 |

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

Revision History

D

D

C

C

B

B

A

A

Revision History

SYNC_MASTER=M97_MLB

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

| | | |
|-------|----------------|-------|
| SIZE | DRAWING NUMBER | REV. |
| D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF |
| NONE | 5 | 81 |

NOTE: All page numbers are .csa, not PDF. See page 1 for .csa -> PDF mapping.

8

7

6

5

4

3

2

1

Functional Test Points

8

7

6

5

4

3

2

1

Fan Connectors

1812 TRUE PP5V_S0 (NEED 3 TP) 403 705
 1815 TRUE FAN_RT_PWM 4784
 1817 TRUE FAN_RT_TACH 4704
 (NEED TO ADD 3 GND TP)

MIC FUNC TEST

1821 TRUE BI_MIC_LO 5462 5781
 1823 TRUE BI_MIC_HI 5462 5781
 1825 TRUE BI_MIC_SHIELD 5462 5781

SPEAKER FUNC TEST

1829 TRUE SPKRAMP_L_N_OUT 55A2 5682
 1829 TRUE SPKRAMP_L_P_OUT 55B2 5682
 1829 TRUE SPKRAMP_R_N_OUT 55C2 56A2
 1829 TRUE SPKRAMP_R_P_OUT 55C2 5682
 1829 TRUE SPKRAMP_SUB_N_OUT 55C2 5682
 1829 TRUE SPKRAMP_SUB_P_OUT 55C2 5682

THERMAL FUNC TEST

1828 TRUE MCPTHMSNS_D2_P 46B5 80D3
 1828 TRUE MCPTHMSNS_D2_N 46B5 80D3

LVDS FUNC TEST

1825 TRUE PP3V3_LCDVDD_SW_F 6C3 68C2
 1825 TRUE PP3V3_S0_LCD_F 68C3
 1825 TRUE PPVOUT_S0_LCDBKLT 6C3 68B2 71C1
 1825 TRUE LVDS_IG_DDC_CLK 1783 68C5
 1825 TRUE LVDS_IG_DDC_DATA 17A3 68C5
 1825 TRUE LVDS_IG_A_DATA_N<0> 1783 68C2 7583
 1825 TRUE LVDS_IG_A_DATA_P<0> 1783 68C2 7583
 1825 TRUE LVDS_IG_A_DATA_N<1> 1783 68C2 7583
 1825 TRUE LVDS_IG_A_DATA_P<1> 1783 68C2 7583
 1825 TRUE LVDS_IG_A_DATA_N<2> 1783 68C2 7583
 1825 TRUE LVDS_IG_A_DATA_P<2> 1783 68C2 7583
 1825 TRUE LVDS_IG_A_CLK_F_N 68C2 7583
 1825 TRUE LVDS_IG_A_CLK_F_P 68C2 7583
 1825 TRUE LED_RETURN_1 68B3 7181
 1825 TRUE LED_RETURN_2 68B3 7181
 1825 TRUE LED_RETURN_3 68B3 7181
 1825 TRUE LED_RETURN_4 68B3 7181
 1825 TRUE LED_RETURN_5 68B3 7181
 1825 TRUE LED_RETURN_6 68B3 71A1
 1825 TRUE TP_BKL_SYNC 68C2
 (NEED TO ADD 5 GND TP)

SATA ODD CONN

1826 TRUE PP5V_SW_ODD (NEED 4 TP) 6C3 37D3
 1826 TRUE SMC_ODD_DETECT 37C7 4088
 1826 TRUE SATA_ODD_D2R_C_P 37C6 75A3
 1826 TRUE SATA_ODD_D2R_C_N 37C6 75A3
 1826 TRUE SATA_ODD_R2D_P 37C6 75A3
 1826 TRUE SATA_ODD_R2D_N 6A7 37C6 75A3
 (NEED TO ADD 4 GND TP)

SATA HDD/IR/SIL

1830 TRUE PP5V_S0_HDD_FLT (NEED 4 TP) 6C3 37B6
 1830 TRUE SATA_HDD_R2D_P 37A3 75A3
 1830 TRUE SATA_HDD_R2D_N 37A3 75A3
 1830 TRUE SATA_HDD_D2R_C_P 37B5 75A3
 1830 TRUE SATA_HDD_D2R_C_N 37B5 75A3
 1830 TRUE SYS_LED_ANODE_R 37A7
 1830 TRUE IR_RX_OUT 37A7 39D4
 1830 TRUE PP5V_S3_IR_R 37A7
 (NEED TO ADD 4 GND TP)

BATT POWER CONN

1835 TRUE SMBUS_SMC_BSA_SCL 6A7 43C5 79D3
 1835 TRUE SMBUS_SMC_BSA_SDA 43C5 79D3
 1835 TRUE SYS_DETECT_L 59A8
 1835 TRUE BATT_POS_F (NEED 3 TP) 58A7 5888 59A3
 (NEED TO ADD 3 GND TP)

BATT SIGNAL CONN

1830 TRUE PP3V42_G3H (NEED 3 TP) 685 403 701
 1830 TRUE SMBUS_SMC_BSA_SCL 6A7 43C5 79D3
 1830 TRUE SMBUS_SMC_BSA_SDA 6A7 43C5 79D3
 1830 TRUE SMC_BIL_BUTTON_L 40C5 58C4
 1830 TRUE SMC_LID_R 58C2
 (NEED TO ADD 5 GND TP)

RIGHT CLUTCH CONN

1810 TRUE PP5V_S3_BT_CAMERA_F 29C7
 1810 TRUE PCIE_MINI_D2R_P 1486 29C7 75D3
 1810 TRUE PCIE_MINI_D2R_N 1486 29C7 75D3
 1810 TRUE PCIE_MINI_R2D_P 29C7 75D3
 1810 TRUE PCIE_MINI_R2D_N 29C7 75D3
 1810 TRUE PCIE_CLK100M_MINI_CONN_P 29C7 75D3
 1810 TRUE PCIE_CLK100M_MINI_CONN_N 29C7 75D3
 1810 TRUE USB_CAMERA_CONN_P 29B7 76C3
 1810 TRUE USB_CAMERA_CONN_N 29B7 76C3
 1810 TRUE PP5V_WLAN 6C3 29C5 (NEED 2 TP)
 1810 TRUE PCIE_WAKE_L 1486 29C7
 1810 TRUE SMBUS_SMC_A_S3_SCL 6C5 43D2 79D3
 1810 TRUE SMBUS_SMC_A_S3_SDA 6C5 43D2 79D3
 1810 TRUE CONN_USB2_BT_P 29B7 76C3
 1810 TRUE CONN_USB2_BT_N 29B7 76B3
 1810 TRUE MINI_CLKREQ_O_L 29C7
 1810 TRUE MINI_RESET_CONN_L 29A7
 (NEED TO ADD 6 GND TP)

IPD FLEX CONN

1810 TRUE PP3V3_S3_LDO 6C3 49B4 49C3
 1810 TRUE PP18V5_S3 6C3 49C1 49D3
 1810 TRUE Z2_CS_L 48C8 49C3
 1810 TRUE Z2_DEBUG3 48C8 49C3
 1810 TRUE Z2_MOSI 48C8 49C3
 1810 TRUE Z2_MISO 48C8 49C3
 1810 TRUE Z2_SCLK 48C8 49C3
 1810 TRUE Z2_BOOST_EN 49C3 49C5
 1810 TRUE Z2_HOST_INTN 48C8 49C3
 1810 TRUE Z2_CLKIN 48C8 49C3
 1810 TRUE Z2_KEY_ACT_L 48C8 49C1
 1810 TRUE Z2_RESET 48C8 49C1
 1810 TRUE PSOC_MISO 48C8 49C1
 1810 TRUE PSOC_MOSI 48C8 49C1
 1810 TRUE PSOC_SCLK 48C8 49C1
 1810 TRUE SMBUS_SMC_A_S3_SDA 6D5 43D2 79D3
 1810 TRUE SMBUS_SMC_A_S3_SCL 6D5 43D2 79D3
 1810 TRUE PSOC_F_CS_L 48C8 49C1
 1810 TRUE PICKB_L 48D8 49C1

KEYBOARD CONN

1810 TRUE PP3V3_S3 6D3 7D3
 1810 TRUE PP3V42_G3H 6A7 403 7D1
 1810 TRUE WS_KBD1 48C6 48D2
 1810 TRUE WS_KBD2 48C6 48D2
 1810 TRUE WS_KBD3 48C6 48D2
 1810 TRUE WS_KBD4 48C6 48D2
 1810 TRUE WS_KBD5 48C6 48D2
 1810 TRUE WS_KBD6 48C6 48D2
 1810 TRUE WS_KBD7 48C6 48D2
 1810 TRUE WS_KBD8 48C6 48D2
 1810 TRUE WS_KBD9 48C6 48D2
 1810 TRUE WS_KBD10 48C6 48D2
 1810 TRUE WS_KBD11 48C6 48D2
 1810 TRUE WS_KBD12 48C6 48D2
 1810 TRUE WS_KBD13 48C6 48D2
 1810 TRUE WS_KBD14 48C2 48C6
 1810 TRUE WS_KBD15_CAP 48C2
 1810 TRUE WS_KBD16_NUM 48C2
 1810 TRUE WS_KBD17 48C2 48D6
 1810 TRUE WS_KBD18 48C2 48D7
 1810 TRUE WS_KBD19 48C2 48D7
 1810 TRUE WS_KBD20 48C2 48D7
 1810 TRUE WS_KBD21 48C2 48D7
 1810 TRUE WS_KBD22 48C2 48D7
 1810 TRUE WS_KBD23 48C2 48D7
 1810 TRUE WS_KBD_ONOFF_L 48C2
 1810 TRUE WS_LEFT_SHIFT_KBD 48B3 48B5 48C2
 1810 TRUE WS_LEFT_OPTION_KBD 48B3 48B5 48C2
 1810 TRUE WS_CONTROL_KBD 48B3 48B5 48C2
 (NEED TO ADD 1 GND TP)

KBD BACKLIGHT CONN

1810 TRUE KBDLED_ANODE (NEED 2 TP) 49A4
 1810 TRUE SMC_KBDLED_PRESENT_L 49A4 49A6
 (NEED TO ADD 2 GND TP)

DEBUG VOLTAGE

1810 TRUE PPVCORE_S0_CPU 7D7
 1810 TRUE PPVCORE_S0_MCP 7C7
 1810 TRUE PP0V75_S0 7C7
 1810 TRUE PP1V05_S0 7D7
 1810 TRUE PP1V5_S0 7C6
 1810 TRUE PP1V8_S0 786
 1810 TRUE PP5V_S0 4D7 7D5
 1810 TRUE PP3V3_S0 7D5
 1810 TRUE PP1V5_S3 7D3
 1810 TRUE PP3V3_S3 685 7D3
 1810 TRUE PP5V_S3 7C3
 1810 TRUE PP1VIR1V05_S5 7B3
 1810 TRUE PP3V3_S5 7B3
 1810 TRUE PP3V42_G3H 6A7 403 7D1
 1810 TRUE PPBUS_G3H 7C1
 1810 TRUE PP3V3_ENET_PHY 7B5
 1810 TRUE PP1V2R1V05_ENET 7B5
 1810 TRUE PP3V3_G3_RTC 2D08 21A5 24D4
 1810 TRUE PP5V_WLAN 6D5 29C5
 1810 TRUE PP5V_SW_ODD 6B7 37D3
 1810 TRUE PP5V_S0_HDD_FLT 6B7 37B6
 1810 TRUE PP3V3_S5_AVREF_SMC 4D04 41C6
 1810 TRUE PP18V5_S3 6C5 49C1 49D3
 1810 TRUE PP3V3_S3_LDO 6C5 49B4 49C3
 1810 TRUE PP3V3_LCDVDD_SW_F 6C7 68C2
 1810 TRUE PPVOUT_S0_LCDBKLT 6C7 68B2 71C1
 1810 TRUE PP4V5_AUDIO_ANALOG 52A5 52D2 52D7
 1810 TRUE SMC_PM_G2_EN 4D05 60C5 66D8
 1810 TRUE PM_SLP_S4_L 2D03 40C5 41A2 64C8
 1810 TRUE PM_SLP_S3_L 2D03 32B7 35A5 40C5 64D5 70D8
 (NEED TO ADD 4 GND TP)

DC POWER CONN

1810 TRUE PP18V5_DCIN_FUSE (NEED 3 TP) 58D6
 1810 TRUE ADAPTER_SENSE 58D7
 (NEED TO ADD 4 GND TP)

FUNC TEST

SYNC_MASTER=M97_MLB


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



| | | |
|-------|----------------|-------|
| SIZE | DRAWING NUMBER | REV. |
| D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF |
| NONE | 6 | 81 |

8

7

6

5


4

3


2

1


"S0,S0M" RAILS




"S3" RAILS




"G3H" RAILS




PEX & SATA AVDD/DVDD aliases




"ENET" RAILS



"S5" RAILS



"FIREWIRE" RAILS



Power Aliases

SYNC_MASTER=BEN

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



| | | |
|-------|----------------|-------|
| SIZE | DRAWING NUMBER | REV. |
| D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF |
| NONE | 7 | 81 |

8

7

6

5


4

3


2

1

HEATSINK STANDOFFS




FAN STANDOFF




MLB MOUNTING (TO C. BRACKET) SCREW HOLES



MLB MOUNTING (TO TOPCASE) SCREW HOLES




EMI IO POGO PINS



| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|--------------------------------|------------------------------------|----------|------------|
| 870-1801 | 6 | POGO PIN,SHORT,EMI,MLB,K19/K24 | ZS0900,ZS0901,ZS0902,ZS0903,ZS0908 | CRITICAL | |


EMI POGO PINS



PCI-E ALIASES

| UNUSED GPU LANES | |
|--------------------------|---|
| 1604 1606 | =PEG D2R N<15:0> == NC PEG D2R N<15:0> |
| 1604 1606 | =PEG D2R P<15:0> == NC PEG D2R P<15:0> |
| 1603 1603 | =PEG R2D C N<15:0> == NC PEG R2D C N<15:0> |
| 1603 1603 | =PEG R2D C P<15:0> == NC PEG R2D C P<15:0> |
| 1606 | PEG_PRSNT_L == TP_PEG_PRSNT_L |
| 1603 | PEG_CLK100M_P == TP_PEG_CLK100M_P |
| 1603 | PEG_CLK100M_N == TP_PEG_CLK100M_N |
| UNUSED EXPRESS CARD LANE | |
| 1684 | PCIE_EXCARD_D2R_P == TP_PCIE_EXCARD_D2R_P |
| 1684 | PCIE_EXCARD_D2R_N == TP_PCIE_EXCARD_D2R_N |
| 1681 | PCIE_EXCARD_R2D_C_P == TP_PCIE_EXCARD_R2D_C_P |
| 1681 | PCIE_EXCARD_R2D_C_N == TP_PCIE_EXCARD_R2D_C_N |
| 1604 | PCIE_EXCARD_PRSNT_L == TP_PCIE_EXCARD_PRSNT_L |
| 1604 | EXCARD_CLKREQ_L == TP_EXCARD_CLKREQ_L |
| 1603 | PCIE_CLK100M_EXCARD_P == TP_PCIE_CLK100M_EXCARD_P |
| 1603 | PCIE_CLK100M_EXCARD_N == TP_PCIE_CLK100M_EXCARD_N |

FIREWIRE PRESENT SIGNALS



USB ALIASES

| UNUSED USB PORTS | |
|------------------|---------------------------------|
| 1903 | USB_EXTC_P == TP_USB_EXTC_P |
| 1903 | USB_EXTC_N == TP_USB_EXTC_N |
| 1903 | USB_EXTD_P == TP_USB_EXTD_P |
| 1903 | USB_EXTD_N == TP_USB_EXTD_N |
| 1903 | USB_EXCARD_P == TP_USB_EXCARD_P |
| 1903 | USB_EXCARD_N == TP_USB_EXCARD_N |
| 1903 | USB_MINI_P == TP_USB_MINI_P |
| 1903 | USB_MINI_N == TP_USB_MINI_N |

DACS ALIASES

| UNUSED CRT & TV-OUT INTERFACE | |
|-------------------------------|---|
| 1700 | MCP_TV_DAC_RSET == NC_MCP_TV_DAC_RSET |
| 1700 | MCP_TV_DAC_VREF == NC_MCP_TV_DAC_VREF |
| 1700 | MCP_CLK27M_XTALIN == NC_MCP_CLK27M_XTALIN |
| 1700 | MCP_CLK27M_XTALOUT == NC_MCP_CLK27M_XTALOUT |
| 1703 | CRT_IG_R_C_PR == NC_CRT_IG_R_C_PR |
| 1703 | CRT_IG_G_Y_V == NC_CRT_IG_G_Y_V |
| 1703 | CRT_IG_B_COMP_PB == NC_CRT_IG_B_COMP_PB |
| 1703 | CRT_IG_HSYNC == NC_CRT_IG_HSYNC |
| 1703 | CRT_IG_VSYNC == NC_CRT_IG_VSYNC |


LVDS ALIASES

| UNUSED LVDS SIGNALS | |
|---------------------|---|
| 1783 | LVDS_IG_A_DATA_P<3> == NC_LVDS_IG_A_DATA_P3 |
| 1783 | LVDS_IG_A_DATA_N<3> == NC_LVDS_IG_A_DATA_N3 |
| 1783 | LVDS_IG_B_CLK_P == NC_LVDS_IG_B_CLK_P |
| 1783 | LVDS_IG_B_CLK_N == NC_LVDS_IG_B_CLK_N |
| 1783 | LVDS_IG_B_DATA_P<3:0> == NC_LVDS_IG_B_DATA_P<3:0> |
| 1783 | LVDS_IG_B_DATA_N<3:0> == NC_LVDS_IG_B_DATA_N<3:0> |

MISC MCP79 ALIASES

| | |
|------|---------------------------------------|
| 1386 | CPU_PECI_MCP == TP_CPU_PECI_MCP |
| 1686 | GMUX_JTAG_TCK_L == TP_GMUX_JTAG_TCK_L |
| 1686 | GMUX_JTAG_TDO == TP_GMUX_JTAG_TDO |
| 1804 | GMUX_JTAG_TDI == TP_GMUX_JTAG_TDI |
| 1804 | GMUX_JTAG_TMS == TP_GMUX_JTAG_TMS |


LAN ALIASES



SO-DIMM ALIASES

| UNUSED ADDRESS PINS | |
|---------------------|-----------------------------|
| 2605 | MEM_A_A<15> == TP_MEM_A_A15 |
| 2705 | MEM_B_A<15> == TP_MEM_B_A15 |

ETHERNET ALIASES



FW ALIASES

| | |
|-----------|---------------------------|
| 1887 | FW_PME_L == FW_PLUG_DET_L |
| 3508 3482 | FW_PME_L == FW643_WAKE_L |

CPU FSB FREQUENCY STRAPS

| BSEL<2..0> | FSB MHZ |
|------------|--------------|
| 000 | 266 |
| 001 | 133 |
| 010 | 200 |
| 011 | 200 |
| 100 | (166) |
| 101 | 333 |
| 110 | 100 |
| 111 | (400) (RSVD) |

SIGNAL ALIAS

SYNC_MASTER=M97_MLB


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



| SIZE | DRAWING NUMBER | REV. |
|-------|----------------|-------|
| D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF |
| NONE | 8 | 81 |

8

7

6


5

4

3

2


1



SYNC FROM T18
CHANGE CPU FROM SOCKET TO BGA SYMBOL

CPU FSB
 SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------------------|----------------------------|---------------|
| APPLE INC. | SIZE D | DRAWING NUMBER 051-7898 | REV. 4.7.0 |
| | SCALE NONE | SHEET 9 | OF 81 |



SYNC FROM T18
CHANGE CPU FROM SOCKET TO BGA SYMBOL

Current numbers from Merom for Santa Rosa EMTS, doc #20905.

CPU Power & Ground

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF | |
| NONE | 10 | 81 | |

8

7

6

5

4

3

2

1


CPU VCore HF and Bulk Decoupling

4X 330UF, 20X 22UF 0805

1006 1085 707 =PPVCORE_S0_CPU


PLACEMENT_NOTE (C1200-C1219):

Place inside socket cavity on secondary side.



PLACEMENT_NOTE (C1240-C1243):

Place on secondary side. Place on secondary side.




VCCA (CPU AVdd) DECOUPLING

1x 10uF, 1x 0.01uF

1086 786 =PP1V5_S0_CPU

PLACEMENT_NOTE=Place C1281 near CPU pin B26.




VCCP (CPU I/O) DECOUPLING

1x 330uF, 6x 0.1uF 0402

1206 1006 905 707 =PP1V05_S0_CPU

PLACEMENT_NOTE=Place C1260 between CPU & NB.



SYNC FROM T18
 REMOVE NO STUFF CAPS C1220 TO C1231
 REMOVE C1244 & C1245
 CHANGE C1240-C1243 AND C1260 FROM 128S0241(9 MILLI-OHM) TO 128S0231(6 MILLI-OHM)

CPU Decoupling

SYNC_MASTER=RAYMOND

SYNC_DATE=03/31/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



| SIZE | DRAWING NUMBER | REV. |
|------|----------------|------|
|------|----------------|------|

| | | |
|---|----------|-------|
| D | 051-7898 | 4.7.0 |
|---|----------|-------|

| SCALE | SHT | OF |
|-------|-----|----|
|-------|-----|----|

| | | |
|------|----|----|
| NONE | 11 | 81 |
|------|----|----|

8

7

6

5

4

3

2

1

8

7

6

5

4

3


2

1

Mini-XDP Connector

NOTE: This is not the standard XDP pinout.
Use with 920-0620 adapter board to support CPU, MCP debugging.

MCP79-specific pinout



← Direction of XDP module
Please avoid any obstructions on even-numbered side of J1300

eXtended Debug Port (MiniXDP)
 SYNC_MASTER=K19_MLB SYNC_DATE=11/07/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|--------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7898 | 4.7.0 |
| SCALE | SHT OF | | |
| NONE | 12 OF | | 81 |

8

7

6


5

4

3

2

1



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

MCP CPU Interface

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|-------|----------------|--------|-------|
| SCALE | DRAWING NUMBER | | REV. |
| | D 051-7898 | | 4.7.0 |
| NONE | | SHT 13 | OF 81 |





MCP Memory Interface


SYNC_MASTER=F18_MLB SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|-------------------|------------------|----------------------------|---------------|
| APPLE INC. | SIZE D | DRAWING NUMBER 051-7898 | REV. 4.7.0 |
| | SCALE NONE | SHT 14 | OF 81 |



MCP Memory Misc

SYNC_MASTER=F18_MLB SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------------------|----------------------------|---------------|
| APPLE INC. | SIZE D | DRAWING NUMBER 051-7898 | REV. 4.7.0 |
| | SCALE NONE | SHEETS 15 | OF 81 |

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



PCI EXPRESS

If PE0 interface is not used, ground DVDD0_PEX and AVDD0_PEX.
 If PE1 interface is not used, ground DVDD1_PEX and AVDD1_PEX.

MCP PCIe Interfaces

SYNC_MASTER=F18_MLB SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------------------|----------------------------|---------------|
| APPLE INC. | SIZE D | DRAWING NUMBER 051-7898 | REV. 4.7.0 |
| | SCALE NONE | SHT 16 | OF 81 |

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



| Network Interface Select | |
|--------------------------|-------------|
| Interface | ENET_TXD<0> |
| RGMII | 1 |
| MII | 0 |

NOTE: All Apple products set strap to MII, RGMI products will enable feature via software. This avoids a leakage issue since MCP79 requires a S5 pull-up.

RGB DAC Disable: _____
 Okay to float all RGB_DAC signals.
 DDC_CLK0/DDC_DATA0 pull-ups still required.

TV DAC Disable: _____
 Okay to float all TV_DAC signals.
 DDC_CLK0/DDC_DATA0 pull-ups still required.

| MCP Signal | Interface Mode | |
|----------------------|---------------------|------------------|
| | TMDS/HDMI | DisplayPort |
| =MCP_HDMI_TXC_P/N | TMDS_IG_TXC_P/N | DP_IG_ML_P/N<3> |
| =MCP_HDMI_TXD_P/N<0> | TMDS_IG_TXD_P/N<0> | DP_IG_ML_P/N<2> |
| =MCP_HDMI_TXD_P/N<1> | TMDS_IG_TXD_P/N<1> | DP_IG_ML_P/N<1> |
| =MCP_HDMI_TXD_P/N<2> | TMDS_IG_TXD_P/N<2> | DP_IG_ML_P/N<0> |
| =MCP_HDMI_DDC_CLK | TMDS_IG_DDC_CLK | DP_IG_DDC_CLK |
| =MCP_HDMI_DDC_DATA | TMDS_IG_DDC_DATA | DP_IG_DDC_DATA |
| =MCP_HDMI_HPD | TMDS_IG_HPD | DP_IG_HPD |
| DP_IG_AUX_CH_P/N | TP_DP_IG_AUX_CH_P/N | DP_IG_AUX_CH_P/N |

NOTE: 1M pull-down required on DP_IG_CA_DET if DP not used.
 NOTE: 20K pull-down required on DP_HPD_DET.
 NOTE: 1K pull-down required on DP_IG_AUX_CH_N if DP is used.
 NOTE: HDMI port requires level-shifting. IFP interface can be used to provide HDMI or dual-channel TMDS without level-shifters.


LVDS: Power +VDD_IPFx at 1.8V
 Dual-channel TMDS: Power +VDD_IPFx at 3.3V

GPIOs 57-59 (if LCD panel is used):
 In MCP79 these pins have undocumented internal pull-ups (~10K to 3.3V S0). To ensure pins are low by default, pull-downs (1K or stronger) must be used.

=DVI_HPD_GMUX_INT:
 Alias to DVI_HPD for systems using IFP for DVI.
 Alias to GMUX_INT for systems with GMUX.
 Alias to HPLUG_DET2 for other systems.
 Pull-down (20k) required in all cases.

| MCP Ethernet & Graphics | | |
|--|----------------------|--|
| SYNC_MASTER=F18_MLB | SYNC_DATE=04/04/2008 | |
| NOTICE OF PROPRIETARY PROPERTY | | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | | |
| II NOT TO REPRODUCE OR COPY IT | | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | | |

| | | | |
|------------|------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF | 81 |
| NONE | 17 | | |



MCP PCI & LPC


SYNC_MASTER=F18_MLB SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


| | | | |
|-------------------|------------------|----------------------------|---------------|
| APPLE INC. | SIZE D | DRAWING NUMBER 051-7898 | REV. 4.7.0 |
| | SCALE NONE | SHT 18 | OF 81 |



If all SATA_Ax & Bx pins are not used, ground DVDD0_SATA and AVDD0_SATA.
 If all SATA_Cx pins are not used, ground DVDD1_SATA and AVDD1_SATA.

MCP SATA & USB
 SYNC_MASTER=F18_MLB SYNC_DATE=04/04/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|--------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7898 | 4.7.0 |
| SCALE | SHT OF | | |
| NONE | 19 OF | | 81 |



BIOS Boot Select

| I/F | HDA_SDOUT | LPC_FRAME# |
|------|-----------|------------|
| LPC | 0 | 0 |
| PCI | 0 | 1 |
| SPI0 | 1 | 0 |
| SPI1 | 1 | 1 |

SPI0 = SPI_CS0_L, SPI1 = SPI_CS1_L
 R1961 and R2160 selects SPI0 ROM by default, LPC+ debug card pulls LPC_FRAME# high for SPI1 ROM override.
 NOTE: MCP79 does not support FWB, only LPC ROMs. So Apple designs will not use LPC for BootROM override.
 NOTE: MCP79 rev A01 does not support SPI1 option. Rev B01 will.

BUF_SIO_CLK Frequency

| Frequency | HDA_SYNC |
|--------------|----------|
| 24 MHz | 1 |
| 14.31818 MHz | 0 |



SPI Frequency Select

| Frequency | SPI_DO | SPI_CLK |
|-----------|--------|---------|
| 31 MHz | 0 | 0 |
| 42 MHz | 0 | 1 |
| 25 MHz | 1 | 0 |
| 1 MHz | 1 | 1 |

NOTE: Straps not provided on this page.

HDA Output Caps

For EMI Reduction on HDA interface



MCP HDA & MISC

SYNC_MASTER=F18_MLB SYNC_DATE=06/26/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

| | | |
|-------|----------------|-------|
| SIZE | DRAWING NUMBER | REV. |
| D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF |
| NONE | 20 | 81 |

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



MCP Power & Ground


SYNC_MASTER=F18_MLB SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|-------|----------------|----------|-------|
| | DRAWING NUMBER | | REV. |
| | D | 051-7898 | 4.7.0 |
| SCALE | | SHT | OF |
| NONE | | 21 | 81 |


Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

MCP Standard Decoupling
 SYNC_MASTER=F18_MLB SYNC_DATE=04/04/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF | 81 |
| NONE | 22 | | |



WF: Checklist says 0-ohm resistor placeholder for ferrite bead.
 NV: 1x 4.7uF 0603, 1x 0.1uF 0402 (4.8 uF)
 Apple: 1x 2.2uF 0402 (2.2 uF)

NO STUFF L2650 30-OHM-1.7A
 NV: 1x 4.7uF 0603, 2x 0.1uF 0402 (4.9 uF)
 Apple: 2x 2.2uF 0402 (4.4 uF)

WF: Checklist says 0-ohm resistor placeholder for ferrite bead.
 NV: 1x 4.7uF 0603, 1x 0.1uF 0402 (4.8 uF)
 Apple: ???

SYNC FROM T18
 REMOVE MCP 27MHZ CRYSTAL CRICUIT SINCE NOT SUPPORTING TV-OUT
 REMOVE DAC TERMINATIONS R2665,C2665 AND R2670 TO R2672
 NOSTUFF PP3V3 S0 MCP DAC RAIL COMPONENTS (L2650 AND C2650)
 CHANGE C2651 TO R265I TO GND PP3V3_S0_MCP_DAC
 REMOVE HDCP ROMS

MCP Graphics Support
 SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF | |
| NONE | 23 | 81 | |

Page Notes

Power aliases required by this page:

- =PP3V3_S3_VREFMRGN
- =PP3V3_S5_VREFMRGN
- =PPVTT_S3_DDR_BUF

Signal aliases required by this page:


- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:

- VREFMRGN
- NO_VREFMRGN

| | MEM A VREF DQ | MEM A VREF CA | MEM B VREF DQ | MEM B VREF CA | CPU FSB VREF |
|-----------------------------|---------------|---------------|---------------|---------------|--------------|
| DAC channel | A | B | A | B | C |
| Min DAC code | 0x00 | 0x00 | 0x00 | 0x00 | 0x00 |
| Max DAC code | 0x87 | 0x87 | 0x87 | 0x87 | 0x55 |
| Max sink I | -3.75 mA | -3.75 mA | -3.75 mA | -3.75 mA | -0.91 mA |
| Max source I | 5 mA | 5 mA | 5 mA | 5 mA | 0.52 mA |
| Nominal Vref | 0.75 V | 0.75 V | 0.75 V | 0.75 V | 0.70 V |
| Min Vref | 0.375 V | 0.375 V | 0.375 V | 0.375 V | 0.091 V |
| Max Vref | 1.250 V | 1.250 V | 1.250 V | 1.250 V | 1.044 V |
| Vref Stepping (per DAC LSB) | 6.5 mV | 6.5 mV | 6.5 mV | 6.5 mV | 11.2 mV |

SO-DIMM A and SO-DIMM B Vref settings should be margined separately (i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed


| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|------------------------------|---------------|----------|-------------|
| 116S0004 | 1 | RES,MTL FILM,0,5%,0402,SM,LF | R2903 | CRITICAL | NO_VREFMRGN |
| 116S0004 | 1 | RES,MTL FILM,0,5%,0402,SM,LF | R2905 | CRITICAL | NO_VREFMRGN |
| 116S0004 | 1 | RES,MTL FILM,0,5%,0402,SM,LF | R2909 | CRITICAL | NO_VREFMRGN |
| 116S0004 | 1 | RES,MTL FILM,0,5%,0402,SM,LF | R2911 | CRITICAL | NO_VREFMRGN |

FSB/DDR3 Vref Margining

SYNC_MASTER=BEN SYNC_DATE=03/31/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE DRAWING NUMBER REV.


D 051-7898 4.7.0

SCALE SHEET OF 81

Page Notes

Power aliases required by this page:
- =PP1V5_S0_MEM_A
- =PP1V5_S3_MEM_A
- =PP0V75_S0_MEM_VTT_A
- =PPSPD_S0_MEM_A (2.5 - 3.3V)
Signal aliases required by this page:
- =I2C_SODIMMA_SCL
- =I2C_SODIMMA_SDA
BOM options provided by this page:
(NONE)

DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)



"Factory" (top) slot


DDR3 SO-DIMM Connector A
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple logo and drawing information: DRAWING NUMBER 051-7898, REV. 4.7.0, SCALE NONE, SHEET 26 OF 81.


Page Notes

Power aliases required by this page:
- =PP1V5_S0_MEM_B
- =PP1V5_S3_MEM_B
- =PPOV75_S0_MEM_VTT_B
- =PPSPD_S0_MEM_B (2.5 - 3.3V)
Signal aliases required by this page:
- =I2C_SODIMMB_SCL
- =I2C_SODIMMB_SDA
BOM options provided by this page:
(NONE)

DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)



DDR3 GROUND RETURN CAPS (MCP SIDE)



"Expansion" (bottom) slot

DDR3 SO-DIMM Connector B
SYNC_MASTER=MEM
SYNC_DATE=05/09/2008
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple logo and company name. Table with columns: SIZE (D), DRAWING NUMBER (051-7898), REV. (4.7.0), SCALE (NONE), SHEET (27), OF (81).

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4


3

2

1

DDR3 RESET Support

Required because MCP79 does not meet DDR3 spec power-up reset timing requirement.



DDR3 Support

SYNC_MASTER=F18_MLB SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE DRAWING NUMBER REV.


D 051-7898 4.7.0

SCALE NONE SHT 28 OF 81



Right Clutch Connector
 SYNC_MASTER=YITE SYNC_DATE=04/22/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF | REV. |
| NONE | 29 | 81 | |




| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|---------------------------------------|---------------|----------|------------|
| 516-0225 | 1 | CONN,SD CARD READER,OPTN B,HF,K19/K24 | J3500 | CRITICAL | |

MAX CURRENT = 250MA

PDMOD: POWER DOWN MODES
 NC = DISABLE (DEFAULT)
 10K LOW = POWER SAVING MODE ENABLE
 10K HIGH = REMOTE WAKE UP ENABLE

SECUREDIGITAL CARD READER
 SYNC_MASTER=VEMURI SYNC_DATE=01/30/2009
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF | 81 |
| NONE | 30 | | |



785 =PP3V3 ENET PHY
 (43mA typ - 1000base-T)
 (19mA typ - Energy Detect)
 WF: Marvell numbers, update for Realtek

=PP1V05_ENET_PHY 785
 (221mA typ - 1000base-T)
 (7mA typ - Energy Detect)
 WF: Marvell numbers, update for Realtek

Alias to =PP3V3 ENET PHY for internal switcher.
 Alias to GND for external 1.05V supply.

=PP3V3_ENET_PHY_VDDREG 802
 If internal switcher is used, must place 1x 22uF &
 1x 0.1uF caps within 5mm of U3700 pins 44 & 45.
 NOTE: VDDREG rise time must be >1ms to avoid damage to switcher.

=RTL8211_REGOUT 802
 If internal switcher is used, must place inductor within 5mm
 of U3700, and 1x 22uF & 1x 0.1uF caps within 5mm of inductor.
 If internal switcher is not used, VDDREG and REGOUT can float.

PLACE R3796 CLOSE TO U1400, PIN D24

ENET_RESET_L IS NOT ASSERTED WHEN WOL IS ACTIVE.
 HENCE, RC (C3725 AND R3725) ARE NOT STUFFED.

Reserved for EMI
 per RealTek request.

Configuration Settings:
 PHYAD = 01 (PHY Address 00001)
 AN[1:0] = 11 (Full auto-negotiation)
 RXDLY = 0 (RXCLK transitions with data)
 TXDLY = 0 (No TXCLK Delay)


Ethernet PHY (RTL8211CL)
 SYNC_MASTER=SUMA SYNC_DATE=05/23/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF | 81 |
| NONE | | 31 | |

WLAN Enable Generation

"WLAN" = ("S3" && "AP_PWR_EN" && ("AC" || "S0"))


NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.



3.3V ENET FET


@ 2.5V Vgs:
Rds(on) = 90mOhm max
I(max) = 1.7A (85C)

CRITICAL
Q3810
NTR4101P
SOT-23-8P



MOBILE:
Recommend aliasing PM_SLP_RMGT_L and =P3V3ENET_EN. Nets separated on ARB for alternate power options.


1.05V ENET FET



Non-ARB:
Recommend aliasing PM_SLP_RMGT_L and =P1V05ENET_EN. Nets separated on ARB for alternate power options.

RTL8211 25MHz Clock

NOTE: MCP79 can provide 25MHz clock, but clock runs whenever RMGT rails are powered. Designs must ensure PHY is powered whenever RMGT rails are, or use separate crystal.



PLACEMENT_NOTE=Place close to U1400

Ethernet & AirPort Support


SYNC_MASTER=SUMA SYNC_DATE=07/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



| | | |
|-------|----------------|-------|
| SIZE | DRAWING NUMBER | REV. |
| D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF |
| NONE | 32 | 81 |



ETHERNET CONNECTOR

SYNC_MASTER=SUMA SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|-------|------|----------------|-------|
| | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF | |
| NONE | 33 | 81 | |

8 7 6 5 4 3 2 1

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|--------------------------|---------------|----------|------------|
| 11480558 | 1 | RES,0.68 OHM,1%,0402,SMD | R4100 | CRITICAL | |



| | | | |
|------------|------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF | 81 |
| NONE | 34 | | |

8 7 6 5 4 3 2 1

Page Notes

Power aliases required by this page:
 - =PPBUS_S5_FWPWRSM (system supply for bus power)
 - =PP3V3_FW_LATEVG_ACTIVE
 - =PP3V3_FW_SUMMODE (power passthru summation mode)
 Signal aliases required by this page:
 (NONE)
 BCM options provided by this page:

3.3V FW FET

@ 2.5V Vgs:

Rds(on) = 90mOhm max
 I(max) = 1.7A (85C)

CRITICAL
Q4291
 NTR4101P
 SOT-23-HF

1.05V FW FET

PP3V3_S0_P1V05FWFET

CRITICAL
Q4295
 SI2312BDS
 SOT23


FireWire Port Power Switch

FireWire Port Power

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



| | | |
|-------|----------------|-------|
| SIZE | DRAWING NUMBER | REV. |
| D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF |
| NONE | 35 | 81 |



Late-VG Event Detection

FWLATEVG Hysteresis:
 3.08V when port power is on
 2.91V when late Vg event and port power is off

Enables port power when machine is running or on AC.

FWLATEVG Active High
 SYNC_MASTER=YUR_K19_MLB
 SYNC_DATE=12/22/2008

Page Notes

Power aliases required by this page:

- =PPVP_FW_PORT1
- =PP3V3_FW_LATEVG

Signal aliases required by this page:

(NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:

(NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.


1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)

FireWire PHY Config Straps

Configures PHY for:

- 1-port Portable Power Class (0)
- Port "1" Bilingual (1394B)



3686 3508 3402 3481 781 =PP3V3_FW_FWPHY




| | | | | |
|------|--------------|---|---------------|----------------|
| 3486 | FW_P0_TPBIAS | = | NC_FW0_TPBIAS | MAKE_BASE=TRUE |
| 3486 | FW_P2_TPBIAS | = | NC_FW2_TPBIAS | MAKE_BASE=TRUE |
| 7803 | FW_P0_TPA_N | = | NC_FW0_TPAN | MAKE_BASE=TRUE |
| 7803 | FW_P0_TPA_P | = | NC_FW0_TPAP | MAKE_BASE=TRUE |
| 3486 | FW_P2_TPA_N | = | NC_FW2_TPAN | MAKE_BASE=TRUE |
| 3486 | FW_P2_TPA_P | = | NC_FW2_TPAP | MAKE_BASE=TRUE |
| 7803 | FW_P0_TPB_N | = | NC_FW0_TPB_N | MAKE_BASE=TRUE |
| 7803 | FW_P0_TPB_P | = | NC_FW0_TPB_P | MAKE_BASE=TRUE |
| 3486 | FW_P2_TPB_N | = | NC_FW2_TPB_N | MAKE_BASE=TRUE |
| 3486 | FW_P2_TPB_P | = | NC_FW2_TPB_P | MAKE_BASE=TRUE |

Termination


Place close to FireWire PHY




"Snapback" & "Late VG" Protection




Cable Power



PORT 1 BILINGUAL



Late-VG Protection Power




PP2V4_FWLATEVG needs to be biased to at least 2.1V for FW signal integrity and should be biased to 2.4V for margin. R4390 should be 390 Ohms max for a 3.3V rail.

| FireWire Ports | | |
|--|----------------------|--|
| SYNC_MASTER=K19_MLB | SYNC_DATE=11/02/2008 | |
| NOTICE OF PROPRIETARY PROPERTY | | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | | |
| II NOT TO REPRODUCE OR COPY IT | | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | | |


| | | | |
|------------|------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF | 81 |
| NONE | 36 | | |

ODD Power Control


NOTE: 3.3V must be S0 if 5V is S3 or S5 to ensure the drive is unpowered in S3/S5.



SATA ODD




SATA HDD/IR/SIL




| SATA Connectors | | |
|--|----------------------|--|
| SYNC_MASTER=K19_MLB | SYNC_DATE=12/04/2008 | |
| NOTICE OF PROPRIETARY PROPERTY | | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | | |
| II NOT TO REPRODUCE OR COPY IT | | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | | |

| | | | |
|------------|------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF | REV. |
| NONE | 37 | 81 | |


Port Power Switch



USB PORT A (FRONT PORT)




USB/SMC Debug Mux



USB PORT B (BACK PORT)

External USB Connectors
 SYNC_MASTER=YUAN.MA SYNC_DATE=01/18/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7898 | 4.7.0 |
| SCALE | SHT | | OF |
| NONE | 38 | | 81 |



Front Flex Support

SYNC_MASTER=YUAN.MA SYNC_DATE=05/28/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING



I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT



III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | | | | | | |
|---|---|----------------|----------------|------|------|----------|-------|--|
| | <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="font-size: 8px;">SIZE</td> <td style="font-size: 8px;">DRAWING NUMBER</td> <td style="font-size: 8px;">REV.</td> </tr> <tr> <td style="text-align: center;">D</td> <td style="text-align: center;">051-7898</td> <td style="text-align: center;">4.7.0</td> </tr> </table> | SIZE | DRAWING NUMBER | REV. | D | 051-7898 | 4.7.0 | |
| | SIZE | DRAWING NUMBER | REV. | | | | | |
| D | 051-7898 | 4.7.0 | | | | | | |
| <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="font-size: 8px;">SCALE</td> <td style="font-size: 8px;">SHT</td> <td style="font-size: 8px;">OF</td> <td style="font-size: 8px;">REV.</td> </tr> <tr> <td style="text-align: center;">NONE</td> <td style="text-align: center;">39</td> <td style="text-align: center;">81</td> <td></td> </tr> </table> | SCALE | SHT | OF | REV. | NONE | 39 | 81 | |
| SCALE | SHT | OF | REV. | | | | | |
| NONE | 39 | 81 | | | | | | |

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.



SMC_PB3:
SMC_IG_THROTTLE_L for MG systems.
Otherwise, TP/NC okay (was ISENSE_CAL_EN)



NOTE: P94 and P95 are shorted, P95 could be spare.

NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.

SMC
SYNC_MASTER=F18_MLB
SYNC_DATE=06/26/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|-------|----------------|-------|
| APPLE INC. | SCALE | DRAWING NUMBER | REV. |
| | NONE | 051-7898 | 4.7.0 |
| | | SHT | OF |
| | | 40 | 81 |

SMC Reset "Button" / Brownout Detect





SMC AVREF Supply




| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS: |
|-------------|---------------------------|------------|---------|-----------------------|
| 353S1381 | 353S1912 | | ALL | ISL60002-33, INTERSIL |


System (Sleep) LED Circuit




MCP_SAFE_MODE SIGNAL TO SUPPORT ROM FAILURE OVERRIDE





SMC Crystal Circuit



Debug Power "Button"



SMC FSB to 3.3V Level Shifting




SMC Support
 SYNC_MASTER=YUAN.MA SYNC_DATE=05/28/2008


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7898 | 4.7.0 |
| SCALE | NONE | SHT | OF 81 |
| | | 41 | |


LPC+SPI Connector



Alternate SPI ROM Support



SPI MUX BYPASS




LPC+SPI Debug Connector

SYNC_MASTER=CHANGZHANG SYNC_DATE=05/09/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------------------|----------------------------|---------------|
| APPLE INC. | SIZE D | DRAWING NUMBER 051-7898 | REV. 4.7.0 |
| | SCALE NONE | SHT 42 | OF 81 |



MCP79 SMBUS "0" CONNECTIONS

SMC "0" SMBus Connections

SMC "A" SMBus Connections

NOTE: SMC RMT bus remains powered and may be active in S3 state

MCP79 SMBUS "1" CONNECTIONS

SMC "Battery A" SMBus Connections

SMC "B" SMBus Connections

SMC "Management" SMBus Connections


The bus formerly known as "Battery B"

K24 SMBUS CONNECTIONS

SYNC_MASTER=BEN SYNC_DATE=04/21/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




| | | |
|-------|----------------|-------|
| SIZE | DRAWING NUMBER | REV. |
| D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF |
| NONE | 43 | 81 |


CPU Voltage Sense / Filter



MCP Voltage Sense / Filter



PBUS VOLTAGE SENSE ENABLE & FILTER



VOLTAGE SENSING

SYNC_MASTER=YUNWU SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|-------|------|----------------|-------|
| | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF | |
| NONE | 44 | 81 | |

MCP VCore Current Sense Filter




MCP MEM VDD Current Sense




MCP MEM VDD Current Sense Filter

CPU 1.05V AND CPU VCore HIGH SIDE CURRENT SENSE




CPU VCore Load Side Current Sense / Filter




BMON CURRENT SENSE

PLACE U5413, R5423, R5431, C5459 NEAR SMC (U4900)



DC-IN (AMON) CURRENT SENSE



NOTE: MONITORING CURRENT FROM BATTERY TO PBUS (BATTERY DISCHARGE) ACROSS R7008
 PLACE U5403 AND C5418 NEAR R7008
 INA213 has gain of 50V/V

For engineering, stuff U5313 and unstuff R5330
 For production, stuff R5330 and unstuff U5313

Current Sensing
 SYNC_MASTER=YUNWU SYNC_DATE=12/17/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF | 81 |
| NONE | 45 | | |

8

7

6

5


4

3


2

1

CPU T-Diode Thermal Sensor



MCP T-Diode Thermal Sensor



Thermal Sensors

SYNC_MASTER=YUNWU SYNC_DATE=03/20/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

| SIZE | DRAWING NUMBER | REV. |
|------|----------------|------|
|------|----------------|------|

| | | |
|---|----------|-------|
| D | 051-7898 | 4.7.0 |
|---|----------|-------|

| SCALE | SHT | OF |
|-------|-----|----|
|-------|-----|----|

| | | |
|------|----|----|
| NONE | 46 | 81 |
|------|----|----|

8

7

6


5

4

3

2

1



Fan

SYNC_MASTER=CHANGZHANG SYNC_DATE=01/18/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




| | | |
|-------|----------------|-------|
| SIZE | DRAWING NUMBER | REV. |
| D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF |
| NONE | 47 | 81 |

PSOC USB CONTROLLER




| IC | PIN NAME | CURRENT | R_SMS | V_SMS | POWER |
|--------------|----------|------------|-----------|----------|------------|
| TMP102 | V+ | 100A | 2.55 KOHM | 0.0255 V | 0.255E-6 W |
| 3V3 LDO | VDD | 800A | 10 OHM | 0.204 V | 16.32E-6 W |
| PSOC | VOUT | 60MA MAX | 0.2 OHM | 0.012 V | 0.72E-3 W |
| | VDD | 8MA (TYP) | 1.5 OHM | 0.012 V | 96E-6 W |
| | | 14MA (MAX) | | 0.021 V | 294E-6 W |
| 1.8V BOOSTER | VIN | 4MA (MAX) | 4.7 OHM | 0.0188 V | 75.2E-6 W |


KEYBOARD CONNECTOR




ISOLATION CIRCUIT



TPAD BUTTONS DISABLE



SMC_MANUAL_RESET LOGIC



Alternate Parts

| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS: |
|-------------|---------------------------|------------|---------|---------------------------|
| 311S0406 | 311S0447 | | ALL | REPLACE PART AS ALTERNATE |

WELLSPRING 1

SYNC_MASTER=YUAN.MA SYNC_DATE=04/22/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


| | | | |
|------------|------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF | 81 |
| NONE | 48 | | |

BOOSTER +18.5VDC FOR SENSORS


- BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
 - DROOP LINE REGULATION
 - RIPPLE TO MEET ERS
 - 100-300 KHZ CLEAN SPECTRUM
 - STARTUP TIME LESS THAN 2MS
 - R5812,R5813,C5818 MODIFIED



IPD FLEX CONNECTOR




3V3 LDO FOR IPD



KEYBOARD BACKLIGHT DRIVING AND DETECTION

To detect Keyboard backlight, SMC will tristate SMC_SYS_KBDLED:
 LOW = keyboard backlight present
 HIGH = keyboard backlight not present
 BOM OPTION: KBDLED_YES
 TURNED ON FOR BEST MLB CONFIG
 R5853 ALWAYS PRESENT



KBD BACKLIGHT CONNECTOR

J5815 pin 1 is grounded on keyboard backlight flex

| | |
|--|----------------------|
| WELLSPRING 2 | |
| SYNC_MASTER=YUAN.MA | SYNC_DATE=05/09/2008 |
| NOTICE OF PROPRIETARY PROPERTY | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | |
| II NOT TO REPRODUCE OR COPY IT | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | |

| | | | |
|------------|------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF | 81 |
| NONE | 49 | | |

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4


3

2


1

Analog SMS

R5921 PULLS UP SMS_PWRDN TO TURN OFF SMS WHEN PIN IS NOT BEING DRIVEN BY SMC



Desired orientation when placed on board top-side:



Circle indicates pin 1 location when placed in correct orientation

SMS

SYNC_MASTER=YUNWU SYNC_DATE=06/26/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



| | | |
|-------|----------------|-------|
| SIZE | DRAWING NUMBER | REV. |
| D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF |
| NONE | 50 | 81 |



MCP79 SPI Frequency Select

| Frequency | SPI_MOSI | SPI_CLK |
|-----------|----------|---------|
| 31 MHz | 0 | 0 |
| 42 MHz | 0 | 1 |
| 25 MHz | 1 | 0 |
| 1 MHz | 1 | 1 |

25MHz is selected with R5190 and R5191
 Any of the 4 frequencies can be selected with R6190, R6191, R5190 and R5191

SPI ROM


SYNC_MASTER=CHANGZHANG SYNC_DATE=05/02/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|-------|--------|----------------|-------|
| | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7898 | 4.7.0 |
| SCALE | SHT OF | | |
| NONE | 51 OF | | 81 |



AUDIO CODEC
APPLE P/N 353S2355

4.5V POWER SUPPLY FOR CODEC
APPLE P/N 353S2456

NOTES ON CODEC I/O

DIFF FSINPUT= 2.45VRMS
SE FSINPUT= 1.22VRMS
DAC1 FSOUTPUT= 1.34VRMS
DAC2/3 FSOUTPUTDIFF= 2.67VRMS
DAC2/3 FSOUTPUTSE= 1.34VRMS

AUDIO: CODEC/REGULATOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|----------------|------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF | 81 |
| NONE | 52 | | |

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A

A

LINE INPUT VOLTAGE DIVIDER

CODEC RIN = 20K OHMS
 NET RIN = 10.36K OHMS (INCLUDING PULL-DOWNS AT ANALOG SWITCH COM PINS)
 FC_HP = 3.6 HZ
 FC_LP = 43KHZ
 VIN = 2VRMS, CODEC VIN = 1.14 VRMS



AUDIO: LINE INPUT FILTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



| | | |
|-------|----------------|-------|
| SIZE | DRAWING NUMBER | REV. |
| D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF |
| NONE | 53 | 81 |

8

7

6

5

4

3

2

1

8

7

6

5

4



3

2


1

FOR PROTO2, STUFF R6521 AND NO STUFF R6520 AND R6522 UNTIL RE-TASKABLE IO SW SUPPORT AVAILABLE (FORCES IO INTO OUTPUT MODE).

ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER



MAX9724 GAIN/FILTER COMPONENTS
AV_PB = -1V/V, FC_LPF = 35.2KHZ



AUDIO: HEADPHONE FILTER
 SYNC_MASTER=AUDIO SYNC_DATE=02/03/2009
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF | |
| NONE | 54 | 81 | |

8

7

6

5

4

3

2

1

8

7

6

5

4

3


2

1

SATELLITE & SUB TWEETER AMPLIFIER

APN:353S2524

SATELLITE 169 HZ < FC < 282 HZ
 SUB 80 HZ < FC < 132 HZ
 GAIN 6DB



AUDIO: SPEAKER AMP
 SYNC_MASTER=AUDIO SYNC_DATE=12/18/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|----------------|------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF | |
| NONE | 55 | 81 | |

8

7

6

5




4

3

2

1

AUDIO JACK: LI/LO/HP CONNECTOR, SPDIF TX



ANALOG AUDIO IO SWITCH

GPIO0 = 0 AND GPIO1 = 1 --> HP PATH SELECTED
 GPIO0 = 1 AND GPIO1 = 0 --> LI PATH SELECTED

AUDIO: JACK

SYNC_MASTER=AUDIO SYNC_DATE=03/20/2009

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF | 81 |
| NONE | 56 | | |


CODEC OUTPUT SIGNAL PATHS

| FUNCTION | VOLUME | CONVERTER | PIN COMPLEX | MUTE CONTROL | DET ASSIGNMENT |
|-------------|----------|-----------|-------------|-------------------|-------------------------|
| HP/LINE OUT | 0X02 (2) | 0X02 (2) | 0X09 (9,A) | GPIO_0 AND GPIO_1 | 0X09 (A) |
| LINE IN | 0X05 (5) | 0X05 (5) | 0X0C (12) | GPIO_0 AND GPIO_1 | 0X09 (A) AND UI ELEMENT |
| SATELLITES | 0X04 (4) | 0X04 (4) | 0X0B (11) | GPIO_3 | N/A |
| SUB | 0X03 (3) | 0X03 (03) | 0X0A (10) | GPIO_3 | N/A |
| SPDIF OUT | N/A | 0X08 (8) | 0X10 (16) | N/A | 0X0D (B) |


CODEC INPUT SIGNAL PATHS

| FUNCTION | CONVERTER | PIN COMPLEX | VREF | DET ASSIGNMENT |
|--------------|-----------|----------------------|----------------|----------------|
| BUILT-IN MIC | 0X06 (6) | 0X0D (13,B,RIGHT) | MIC_BIAS (80%) | N/A |
| HEADSET MIC | 0X06 (6) | 0X0D (13,V22,B,LEFT) | MIKEY | MIKEY |


PORT A DETECT (HEADPHONES) PORT B DETECT (SPDIF DELEGATE)




PORT B LEFT(HEADSET MIC) HP=80HZ, LP=8.82KHZ



PORT B RIGHT (BUILT-IN MIC)



EXTRACTION NOTIFICATION CKT



AUDIO: JACK TRANSLATORS

SYNC_MASTER=AUDIO SYNC_DATE=03/20/2009

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




| | | |
|-------|----------------|-------|
| SIZE | DRAWING NUMBER | REV. |
| D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF |
| NONE | 57 | 81 |


MagSafe DC Power Jack



BIL CONNECTOR



BATTERY CONNECTOR



DC-In & Battery Connectors

SYNC_MASTER=YUNWU SYNC_DATE=12/11/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


| | | | |
|------------|------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF | 81 |
| NONE | 58 | | |

PBUS SUPPLY / BATTERY CHARGER




PWM FREQ. = 400 kHz
MAX CURRENT = 7A
(??? limited)

AMON PULLDOWN LOGIC



BATTERY CHARGE LIMITING FETS




PBUS Supply/Battery Charger
 SYNC_MASTER=RAYMOND SYNC_DATE=01/31/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF | 81 |
| NONE | 59 | | |

5V_S3/3.3V_S5 POWER SUPPLY

$$V_{OUT} = (2 * R_A / R_B) + 2$$


$$V_{OUT} = (2 * R_C / R_D) + 2$$



5V/3.3V SUPPLY
 SYNC_MASTER=RAYMOND SYNC_DATE=02/08/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF | 81 |
| NONE | 60 | | |

1.5V/0.75V (DDR3) POWER SUPPLY



| STATE | PM_SLP_S4_L | PM_SLP_S3_L | PP1V5_S3 | PP0V75_S0 |
|----------|-------------|-------------|----------|-----------|
| S0 | HIGH | HIGH | 1.5V | 0.75V |
| S3 | HIGH | LOW | 1.5V | 0.0V |
| S5/G3HOT | LOW | LOW | 0.0V | 0.0V |

1.5V/0.75V DDR3 SUPPLY
 SYNC_MASTER=RAYMOND SYNC_DATE=01/31/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

| | | |
|-------|----------------|-------|
| SIZE | DRAWING NUMBER | REV. |
| D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF |
| NONE | 61 | 81 |



| DPRSLPVR | DPRSTP* | PSI* | OPERATION MODE |
|----------|---------|------|----------------|
| 0 | 1 | 1 | 2-PHASE CCM |
| 0 | 1 | 0 | 1-PHASE CCM |
| 1 | 0 | 1 | 1-PHASE DCM |
| 1 | 0 | 0 | 1-PHASE DCM |

PWM FREQ. = 300 KHZ
 MAX CURRENT = 44A
 LOAD LINE SLOPE = -2.1 MV/A

NOTE 1: C7432, C7433 = 27.4 OHM FOR VALIDATING CPU ONLY.

R1100/R1101 **ON THE CPU PAGE** PROTECT THE IMVP6 IF THE CPU IS NOT INSTALLED

IMVP6 CPU VCore Regulator

| | MIN_LINE_WIDTH | MIN_NECK_WIDTH |
|--------------|----------------|----------------|
| IMVP6 PHASE1 | 1.5 MM | 0.25 MM |
| IMVP6 BOOT1 | 0.25 MM | 0.25 MM |
| IMVP6 UGATE1 | 1.5 MM | 0.25 MM |
| IMVP6 LGATE1 | 1.5 MM | 0.25 MM |
| IMVP6 ISEN1 | 0.25 MM | 0.25 MM |

| | MIN_LINE_WIDTH | MIN_NECK_WIDTH |
|--------------|----------------|----------------|
| IMVP6 PHASE2 | 0.25 MM | 0.25 MM |
| IMVP6 BOOT2 | 0.25 MM | 0.25 MM |
| IMVP6 UGATE2 | 0.25 MM | 0.25 MM |
| IMVP6 LGATE2 | 0.25 MM | 0.25 MM |
| IMVP6 ISEN2 | 0.25 MM | 0.25 MM |


| | MIN_LINE_WIDTH | MIN_NECK_WIDTH |
|----------------|----------------|----------------|
| IMVP6 OCSET | 0.25 MM | 0.20 MM |
| IMVP6 VSUM | 0.25 MM | 0.20 MM |
| GND IMVP6 SGND | 0.50 MM | 0.20 MM |
| IMVP6 VO | 0.25 MM | 0.20 MM |
| IMVP6 DROOP | 0.25 MM | 0.20 MM |
| IMVP6 DFB | 0.25 MM | 0.20 MM |
| IMVP6 SOFT | 0.25 MM | 0.20 MM |
| IMVP6 RBIAS | 0.25 MM | 0.20 MM |
| IMVP6 VDIFF | 0.25 MM | 0.20 MM |
| IMVP6 FB2 | 0.25 MM | 0.20 MM |
| IMVP6 FB | 0.25 MM | 0.20 MM |
| IMVP6 COMP | 0.25 MM | 0.20 MM |
| IMVP6 VW | 0.25 MM | 0.25 MM |
| IMVP6 RTN | 0.25 MM | 0.25 MM |
| IMVP6 VSEN | 0.25 MM | 0.25 MM |

IMVP6 CPU VCore Regulator
 SYNC_MASTER=RAYMOND SYNC_DATE=01/31/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF | 81 |
| NONE | 62 | | |

MCP VCORE POWER SUPPLY




| VID<2:0> | MCP TARGET |
|----------|------------|
| 000 | +1.05V |
| 001 | +1.00V |
| 010 | +0.95V |
| 011 | +0.90V |
| 100 | +0.85V |
| 101 | +0.80V |
| 110 | +0.75V |
| 111 | +0.70V |

MCP CORE REGULATOR
 SYNC_MASTER=K19_MLB SYNC_DATE=12/10/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF | 81 |
| NONE | 63 | | |


CPUVTT POWER SUPPLY




CPU VTT(1.05V) SUPPLY
 SYNC_MASTER=RAYMOND SYNC_DATE=02/08/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF | |
| NONE | 64 | 81 | |

1.8V S0 SWITCHER




1.05V S0 PLL LDO



$$V_{OUT} = 0.8V * (1 + R_A / R_B)$$

MCP 1.05V S5 (AUXC) SUPPLY



$$V_{OUT} = 0.8V * (1 + R_A / R_B)$$

MISC POWER SUPPLIES

SYNC_MASTER=RAYMOND SYNC_DATE=01/23/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART






| | | |
|-------|----------------|-------|
| SIZE | DRAWING NUMBER | REV. |
| D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF |
| NONE | 65 | 81 |


Power Control Signals

| State | SMC_PM_G2_ENABLE | PM_SLP_S4_L | PM_SLP_S3_L |
|---------------------|------------------|-------------|-------------|
| Run (S0) | 1 | 1 | 1 |
| Sleep (S3) | 1 | 1 | 0 |
| Soft-Off (S5) | 1 | 0 | 0 |
| Battery Off (G3Hot) | 0 | 0 | 0 |


3.3V_S0, 1.8V_S0 ENABLE
MCPDDR, CPUVTT, MCPCORES0 ENABLE
1.5V_S0 AND 1.05V_S0 ENABLE




VOLTAGE MONITOR



3.3V 1.05V AND 1.5V S0 RAILS MONITOR CIRCUIT




OTHER S0 RAILS PG0OD



Unused PG0OD signal
TP_DDRREG_PG0OD

POWER SEQUENCING
 SYNC_MASTER=YUAN.MA SYNC_DATE=12/11/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.
 SIZE: D DRAWING NUMBER: 051-7898 REV.: 4.7.0
 SCALE: NONE SHT: 66 OF: 81



3.3V S3 FET

3.3V S3 FET

| | |
|---------|---------------|
| MOSFET | FDC638P |
| CHANNEL | P-TYPE |
| RDS(ON) | 48 mOhm @4.5V |
| LOADING | 0.182 A (EDP) |

3.3V S0 FET

3.3V S0 FET

| | |
|---------|---------------|
| MOSFET | FDC606P |
| CHANNEL | P-TYPE |
| RDS(ON) | 26 MOHM @4.5V |
| LOADING | 1.431 A (EDP) |

5.0V S0 FET

5.0V S0 FET

| | |
|---------|-----------------|
| MOSFET | TPCP8102 |
| CHANNEL | P-TYPE |
| RDS(ON) | 13.5 MOHM @4.5V |
| LOADING | 1.7 A (EDP) |

1.5V S0 FET

(1.5V S0 FET FOR DDR3 MEM, MCP79 AND CPU)

1.5V S0 FET

| | |
|---------|--------------------|
| MOSFET | Rome SenseFET |
| CHANNEL | N-TYPE |
| RDS(ON) | 6.3 MOHM @4.5V VGS |
| LOADING | 5A (EDP) |

MCP79 DDRVTT FET

MCP79 DDR PAD LEAKAGE IS HIGH ENOUGH THAT NVIDIA RECOMMENDS UNPOWERING DURING SLEEP. IN ORDER TO SUPPORT UNPOWERING RAIL, HARDWARE MUST GUARANTEE MEM_CKE SIGNALS ARE LOW BEFORE RAIL IS TURNED OFF, AND REMAINS LOW UNTIL AFTER RAIL TURNS BACK ON OR DIMMS WILL EXIT SELF-REFRESH PREMATURELY. MEM_VTT_EN OUTPUT FROM MCP79 USED TO ENABLE CLAMP ON VTT RAIL, WHICH PULLS ALL CKE SIGNALS LOW THROUGH VTT TERMINATION RESISTORS.

90mA max load @ 0.9V
81mW max power
CKT FROM T18

POWER FETS
 SYNC_MASTER=YUAN.MA SYNC_DATE=12/11/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



| | | | | | |
|-------|------|----------------|----------|------|-------|
| SIZE | D | DRAWING NUMBER | 051-7898 | REV. | 4.7.0 |
| SCALE | NONE | SHT | 67 | OF | 81 |

8 7 6 5 4 3 2 1


D

D

CHECK IF LVDS_IG_PANEL_PWR GLITCHES ON POWER UP

LCD CONNECTOR

LVDS CONNECTOR: 518S0650



C

C

B

B


A

A

LVDS CONNECTOR
 SYNC_MASTER=NMA SYNC_DATE=04/04/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|----------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7898 | 4.7.0 |
| SCALE | SHT OF | | |
| NONE | 68 OF 81 | | |

8 7 6 5 4 3 2 1




| | | | |
|------|--------------------|----------------|-----------|
| 17B6 | =MCP_HDMI_TXC_P | DP_ML_P<3> | 70C8 75C3 |
| 17B6 | =MCP_HDMI_TXC_N | DP_ML_N<3> | 70C8 75C3 |
| 17B6 | =MCP_HDMI_TXD_P<0> | DP_ML_P<2> | 70C1 75C3 |
| 17B6 | =MCP_HDMI_TXD_N<0> | DP_ML_N<2> | 70C1 75C3 |
| 17B6 | =MCP_HDMI_TXD_P<1> | DP_ML_P<1> | 70C1 75C3 |
| 17B6 | =MCP_HDMI_TXD_N<1> | DP_ML_N<1> | 70C1 75C3 |
| 17B6 | =MCP_HDMI_TXD_P<2> | DP_ML_P<0> | 70C1 75C3 |
| 17B6 | =MCP_HDMI_TXD_N<2> | DP_ML_N<0> | 70C1 75C3 |
| 17B6 | =MCP_HDMI_HPD | DP_HPD | 76A8 |
| 17A3 | =MCP_HDMI_DDC_CLK | DP_IG_DDC_CLK | 69C8 |
| 17A3 | =MCP_HDMI_DDC_DATA | DP_IG_DDC_DATA | 69C8 |
| | | MAKE_BASE=TRUE | |

DISPLAYPORT SUPPORT
 SYNC_MASTER=AMASON SYNC_DATE=04/18/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF | |
| NONE | 69 | 81 | |

Port Power Switch




Q9440 must have Drain to Gate leakage of <500nA and Gate to Source resistance of >5M0hm

DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).

| DisplayPort Connector | | |
|--|----------------------|--|
| SYNC_MASTER=AMASON | SYNC_DATE=06/30/2008 | |
| NOTICE OF PROPRIETARY PROPERTY | | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | | |
| II NOT TO REPRODUCE OR COPY IT | | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | | |

| | | | |
|------------|------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF | 81 |
| NONE | 70 | | |



*L9701, D9701, C9796, C9797, C9799, C9712 AND C9713 SHOULD ALL BE PLACED NEAR EACHOTHER.
 *PPVOUT_S0_LCDBKLT_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.
 * LVDS_IG_BKL_PWM SHOULD BE AWAY FROM BOOST CIRCUIT

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|--|--|----------|------------|
| 103S0198 | 6 | RES, THIN FLIM, 1/16W, 10.2 OHM, 0.1, 0402, SM | R9717, R9718, R9719, R9720, R9721, R9722 | | BKLT_ENG |
| 116S0005 | 1 | RES, 1/16W, 0.1 OHM, 1%, 0402, SM | R9700 | | BKLT_ENG |

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|---|---------------|----------|------------|
| 353S2670 | 1 | IC, LP8543, WHT LED BKLT CTRLR, QFN24, PROD | U9701 | CRITICAL | |

LCD BACKLIGHT DRIVER

SYNC_MASTER=KIRAN SYNC_DATE=12/05/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|-------|------|----------------|-------|
| | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF | |
| NONE | 71 | 81 | |

FSB (Front-Side Bus) Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| FSB_50S | * | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =STANDARD | =STANDARD |
| FSB_DSTB_50S | * | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =1:1_DIFFPAIR | =1:1_DIFFPAIR |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT | SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|------------------|------------|----------------------|--------|
| FSB_DATA | * | =2x_DIELECTRIC | ? | FSB_DATA | TOP,BOTTOM | =4x_DIELECTRIC | ? |
| FSB_DSTB | * | =3x_DIELECTRIC | ? | FSB_DSTB | TOP,BOTTOM | =5x_DIELECTRIC | ? |
| FSB_ADDR | * | =STANDARD | ? | FSB_ADDR | TOP,BOTTOM | =3x_DIELECTRIC | ? |
| FSB_ADSTB | * | =2x_DIELECTRIC | ? | FSB_ADSTB | TOP,BOTTOM | =4x_DIELECTRIC | ? |
| FSB_1X | * | =STANDARD | ? | FSB_1X | TOP,BOTTOM | =3x_DIELECTRIC | ? |

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.

FSB 4X signals / groups shown in signal table on right.

Signals within each 4x group should be matched within 5 ps of strobe.

DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 300 ps.

Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s.

DSTB# complementary pairs are spaced normally and are NOT routed as differential pairs.

FSB 2X signals / groups shown in signal table on right.

Signals within each 2x group should be matched within 20 ps. ADSTB#s should be matched +/- 300 ps.

Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADSTB#.

FSB 1X signals shown in signal table on right.

Signals within each 1x group should be matched to CPU clock, +/-1000 mils.

Design Guide recommends each strobe/signal group is routed on the same layer.

Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2

SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

CPU Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| CPU_50S | * | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =STANDARD | =STANDARD |
| CPU_27P4S | * | =27P4_OHM_SE | =27P4_OHM_SE | =27P4_OHM_SE | =27P4_OHM_SE | 7 MIL | 7 MIL |

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT | SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|------------------|------------|----------------------|--------|
| CPU_AGTL | * | =STANDARD | ? | CPU_AGTL | TOP,BOTTOM | =2x_DIELECTRIC | ? |
| CPU_8MIL | * | 8 MIL | ? | | | | |
| CPU_COMP | * | 25 MIL | ? | | | | |
| CPU_GTLREF | * | 25 MIL | ? | | | | |
| CPU_ITP | * | =2:1_SPACING | ? | | | | |
| CPU_VCCSENSE | * | 25 MIL | ? | | | | |

SR DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended.

Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

MCP FSB COMP Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| MCP_50S | * | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| MCP_FSB_COMP | * | 8 MIL | ? |

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.4

FSB Clock Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| CLK_FSB_100D | * | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT | SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|------------------|------------|----------------------|--------|
| CLK_FSB | * | =3x_DIELECTRIC | ? | CLK_FSB | TOP,BOTTOM | =4x_DIELECTRIC | ? |

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.5

CPU / FSB Net Properties

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | | | |
|---------------------------|--------------|--------------|-----------------------|--------------------|
| | PHYSICAL | SPACING | | |
| FSB_DATA_GROUP0 | FSB_50S | FSB_DATA | FSB D L<15..0> | 9C4 1303 |
| FSB_DATA_GROUP0 | FSB_50S | FSB_DATA | FSB DINV L<0> | 9C4 1306 |
| FSB_DSTB0 | FSB_DSTB_50S | FSB_DSTB | FSB DSTB L P<0> | 9C4 1306 |
| FSB_DSTB0 | FSB_DSTB_50S | FSB_DSTB | FSB DSTB L N<0> | 9C4 1306 |
| FSB_DATA_GROUP1 | FSB_50S | FSB_DATA | FSB D L<31..16> | 984 9C4 13C3 13D3 |
| FSB_DATA_GROUP1 | FSB_50S | FSB_DATA | FSB DINV L<1> | 984 1306 |
| FSB_DSTB1 | FSB_DSTB_50S | FSB_DSTB | FSB DSTB L P<1> | 984 1306 |
| FSB_DSTB1 | FSB_DSTB_50S | FSB_DSTB | FSB DSTB L N<1> | 984 1306 |
| FSB_DATA_GROUP2 | FSB_50S | FSB_DATA | FSB D L<47..32> | 9C2 1383 13C3 |
| FSB_DATA_GROUP2 | FSB_50S | FSB_DATA | FSB DINV L<2> | 9C2 1306 |
| FSB_DSTB2 | FSB_DSTB_50S | FSB_DSTB | FSB DSTB L P<2> | 9C2 1306 |
| FSB_DSTB2 | FSB_DSTB_50S | FSB_DSTB | FSB DSTB L N<2> | 9C2 1306 |
| FSB_DATA_GROUP3 | FSB_50S | FSB_DATA | FSB D L<63..48> | 982 9C2 1383 |
| FSB_DATA_GROUP3 | FSB_50S | FSB_DATA | FSB DINV L<3> | 982 1306 |
| FSB_DSTB3 | FSB_DSTB_50S | FSB_DSTB | FSB DSTB L P<3> | 982 1306 |
| FSB_DSTB3 | FSB_DSTB_50S | FSB_DSTB | FSB DSTB L N<3> | 982 1306 |
| FSB_ADDR_GROUP0 | FSB_50S | FSB_ADDR | FSB A L<16..3> | 908 13C6 13D6 |
| FSB_ADDR_GROUP0 | FSB_50S | FSB_ADDR | FSB REQ L<4..0> | 908 1386 |
| FSB_ADSTB0 | FSB_50S | FSB_ADSTB | FSB ADSTB L<0> | 908 1386 |
| FSB_ADDR_GROUP1 | FSB_50S | FSB_ADDR | FSB A L<35..17> | 9C8 908 13C6 |
| FSB_ADDR_GROUP1 | FSB_50S | FSB_ADDR | FSB ADSTB L<1> | 9C8 1386 |
| FSB_1X | FSB_50S | FSB_1X | FSB ADS L | 906 1386 |
| FSB_BREQ0_L | FSB_50S | FSB_1X | FSB BREQ0 L | 906 1386 |
| FSB_BREQ1_L | FSB_50S | FSB_1X | FSB BREQ1 L | 1386 |
| FSB_1X | FSB_50S | FSB_1X | FSB BNR L | 906 1386 |
| FSB_1X | FSB_50S | FSB_1X | FSB BPRI L | 906 1383 |
| FSB_1X | FSB_50S | FSB_1X | FSB DBSY L | 906 1386 |
| FSB_1X | FSB_50S | FSB_1X | FSB DEFER L | 906 1383 |
| FSB_1X | FSB_50S | FSB_1X | FSB DRDY L | 906 1386 |
| FSB_1X | FSB_50S | FSB_1X | FSB HIT L | 906 1386 |
| FSB_1X | FSB_50S | FSB_1X | FSB HITM L | 906 1386 |
| FSB_1X | FSB_50S | FSB_1X | FSB LOCK L | 906 1386 |
| FSB_CPURST_L | FSB_50S | FSB_1X | FSB CPURST L | 906 12C2 13A3 |
| FSB_1X | FSB_50S | FSB_1X | FSB RS L<2..0> | 906 13A6 |
| FSB_1X | FSB_50S | FSB_1X | FSB TRDY L | 906 1386 |
| CPU_ASYNC | CPU_50S | CPU_AGTL | CPU A20M L | 9C8 13A3 |
| CPU_BSEL | CPU_50S | CPU_AGTL | CPU BSEL<2..0> | 882 884 |
| CPU_FERR_L | CPU_50S | CPU_BMIL | CPU FERR L | 9C8 1387 |
| CPU_ASYNC | CPU_50S | CPU_AGTL | CPU IGNE L | 9C8 13A3 |
| CPU_INIT_L | CPU_50S | CPU_AGTL | CPU INIT L | 906 13A3 |
| CPU_ASYNC_R | CPU_50S | CPU_AGTL | CPU INTR | 9C8 13A3 |
| CPU_ASYNC_R | CPU_50S | CPU_AGTL | CPU NMI | 988 13A3 |
| CPU_PROCHOT_L | CPU_50S | CPU_AGTL | CPU PROCHOT L | 9C5 1386 41D4 62C8 |
| CPU_PWRGD | CPU_50S | CPU_AGTL | CPU PWRGD | 982 12C7 13A3 |
| CPU_ASYNC | CPU_50S | CPU_AGTL | CPU SMI L | 988 13A3 |
| CPU_ASYNC | CPU_50S | CPU_AGTL | CPU STPCLK L | 9C8 13A3 |
| PM_THRMTRIP_L | CPU_50S | CPU_BMIL | PM THRMTRIP L | 9C6 1387 41C4 |
| FSB_CPUSLP_L | CPU_50S | CPU_AGTL | FSB CPUSLP L | 982 13A3 |
| CPU_PDM_SR | CPU_50S | CPU_AGTL | CPU DPSLP L | 982 13A3 |
| CPU_DPRSTP_L | CPU_50S | CPU_AGTL | CPU DPRSTP L | 982 13A3 62C7 |
| CPU_ASYNC | CPU_50S | CPU_AGTL | FSB DPWR L | 982 13A3 |
| MCP_CPU_COMP | MCP_50S | MCP_FSB_COMP | MCP BCLK VML COMP VDD | 13A6 |
| MCP_CPU_COMP | MCP_50S | MCP_FSB_COMP | MCP BCLK VML COMP GND | 13A6 |
| MCP_CPU_COMP | MCP_50S | MCP_FSB_COMP | MCP CPU COMP VCC | 13A6 |
| MCP_CPU_COMP | MCP_50S | MCP_FSB_COMP | MCP CPU COMP GND | 13A6 |
| FSB_CLK_CPU | CLK_FSB_100D | CLK_FSB | FSB CLK CPU P | 986 1383 |
| FSB_CLK_CPU | CLK_FSB_100D | CLK_FSB | FSB CLK CPU N | 986 1383 |
| FSB_CLK_ITP_P | CLK_FSB_100D | CLK_FSB | FSB CLK ITP P | 12C3 1383 |
| FSB_CLK_ITP_N | CLK_FSB_100D | CLK_FSB | FSB CLK ITP N | 12C3 1383 |
| FSB_CLK_MCP_P | CLK_FSB_100D | CLK_FSB | FSB CLK MCP P | 13A4 |
| FSB_CLK_MCP_N | CLK_FSB_100D | CLK_FSB | FSB CLK MCP N | 13A4 |
| CPU_IERR_L | CPU_50S | | CPU IERR L | 906 |
| PM_DPRSPLVR | CPU_50S | CPU_AGTL | PM DPRSLPVR | 20C7 62D8 |
| (See above) | CPU_50S | CPU_AGTL | IMVP DPRSLPVR | 62C7 |
| CPU_GTLREF | CPU_50S | CPU_GTLREF | CPU GTLREF | 984 2581 |
| CPU_COMP | CPU_50S | CPU_COMP | CPU COMP<3> | 983 |
| CPU_COMP | CPU_27P4S | CPU_COMP | CPU COMP<2> | 983 |
| CPU_COMP | CPU_50S | CPU_COMP | CPU COMP<1> | 983 |
| CPU_COMP | CPU_27P4S | CPU_COMP | CPU COMP<0> | 983 |
| XDP_TDI | CPU_50S | CPU_ITP | XDP TDI | 986 9C6 1283 |
| XDP_TDO | CPU_50S | CPU_ITP | XDP TDO | 986 9C6 1283 |
| XDP_TMS | CPU_50S | CPU_ITP | XDP TMS | 986 9C6 1283 |
| XDP_TCK | CPU_50S | CPU_ITP | XDP TCK | 9A6 9C6 1286 |
| XDP_TRST_L | CPU_50S | CPU_ITP | XDP TRST L | 9A6 9C6 1283 |
| XDP_BPM_L | CPU_50S | CPU_ITP | XDP BPM L<4..0> | 9C6 12C6 |
| XDP_BPM_L5 | CPU_50S | CPU_ITP | XDP BPM L<5> | 9C5 12C6 |
| (FSB_CPURST_L) | CPU_50S | CPU_ITP | XDP CPURST L | 12C4 |
| | CPU_50S | CPU_BMIL | CPU VID<6..0> | 1086 62C7 |
| | CPU_50S | CPU_BMIL | IMVP6 VID<6..0> | |
| CPU_VCCSENSE | CPU_27P4S | CPU_VCCSENSE | CPU VCCSENSE P | 10A5 62A5 |
| CPU_VCCSENSE | CPU_27P4S | CPU_VCCSENSE | CPU VCCSENSE N | 10A5 62A5 |
| (CPU_VCCSENSE) | CPU_27P4S | CPU_VCCSENSE | IMVP6_VSEN P | |
| (CPU_VCCSENSE) | CPU_27P4S | CPU_VCCSENSE | IMVP6_VSEN N | |

CPU/FSB Constraints

SYNC_MASTER=F18_MLB SYNC_DATE=01/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF | |
| NONE | 73 | 81 | |

Memory Bus Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| MEM_40S | * | =40_OHM_SE | =40_OHM_SE | =40_OHM_SE | =40_OHM_SE | =STANDARD | =STANDARD |
| MEM_40S_VDD | * | =40_OHM_SE | =40_OHM_SE | =40_OHM_SE | =40_OHM_SE | =STANDARD | =STANDARD |
| MEM_70D | * | =70_OHM_DIFF | =70_OHM_DIFF | =70_OHM_DIFF | =70_OHM_DIFF | =70_OHM_DIFF | =70_OHM_DIFF |
| MEM_70D_VDD | * | =70_OHM_DIFF | =70_OHM_DIFF | =70_OHM_DIFF | =70_OHM_DIFF | =70_OHM_DIFF | =70_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| MEM_CLK2MEM | * | =4:1_SPACING | ? |
| MEM_CTRL2CTRL | * | =2:1_SPACING | ? |
| MEM_CTRL2MEM | * | =2.5:1_SPACING | ? |
| MEM_CMD2CMD | * | =1.5:1_SPACING | ? |
| MEM_CMD2MEM | * | =3:1_SPACING | ? |
| MEM_DATA2DATA | * | =1.5:1_SPACING | ? |
| MEM_DATA2MEM | * | =3:1_SPACING | ? |
| MEM_DQS2MEM | * | =3:1_SPACING | ? |
| MEM_2OTHER | * | 25 MIL | ? |

Memory Bus Spacing Group Assignments

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_CLK | MEM_CLK | * | MEM_CLK2MEM |
| MEM_CLK | MEM_CTRL | * | MEM_CLK2MEM |
| MEM_CLK | MEM_CMD | * | MEM_CLK2MEM |
| MEM_CLK | MEM_DATA | * | MEM_CLK2MEM |
| MEM_CLK | MEM_DQS | * | MEM_CLK2MEM |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_CMD | MEM_CMD | * | MEM_CMD2MEM |
| MEM_CMD | MEM_CTRL | * | MEM_CMD2MEM |
| MEM_CMD | MEM_CMD | * | MEM_CMD2CMD |
| MEM_CMD | MEM_DATA | * | MEM_CMD2MEM |
| MEM_CMD | MEM_DQS | * | MEM_CMD2MEM |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_CTRL | MEM_CTRL | * | MEM_CTRL2MEM |
| MEM_CTRL | MEM_CTRL | * | MEM_CTRL2CTRL |
| MEM_CTRL | MEM_CMD | * | MEM_CTRL2MEM |
| MEM_CTRL | MEM_DATA | * | MEM_CTRL2MEM |
| MEM_CTRL | MEM_DQS | * | MEM_CTRL2MEM |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_DQS | MEM_DQS | * | MEM_DQS2MEM |
| MEM_DQS | MEM_CTRL | * | MEM_DQS2MEM |
| MEM_DQS | MEM_CMD | * | MEM_DQS2MEM |
| MEM_DQS | MEM_DATA | * | MEM_DQS2MEM |
| MEM_DQS | MEM_DQS | * | MEM_DQS2MEM |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_CLK | * | * | MEM_2OTHER |
| MEM_CTRL | * | * | MEM_2OTHER |
| MEM_CMD | * | * | MEM_2OTHER |
| MEM_DATA | * | * | MEM_2OTHER |
| MEM_DQS | * | * | MEM_2OTHER |

Need to support MEM_*-style wildcards!

DDR2:

DQ signals should be matched within 20 ps of associated DQS pair.
 DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement.
 All DQS pairs should be matched within 100 ps of clocks.
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps.
 A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement.
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

DDR3:

DQ signals should be matched within 5 ps of associated DQS pair.
 DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps
 No DQS to clock matching requirement.
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.
 A/BA/cmd signals should be matched within 5 ps of CLK pairs.
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3
 SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| MCP_MEM_COMP | * | Y | 7 MIL | 7 MIL | =STANDARD | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| MCP_MEM_COMP | * | 8 MIL | ? |

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3.4

Memory Net Properties

| ELECTRICAL_CONSTRAINT_SET | PHYSICAL | NET_TYPE | SPACING | |
|---------------------------|--------------|--------------|------------------|--|
| MEM_A_CLK | MEM_70D_VDD | MEM_CLK | | MEM_A_CLK P<5..0> 1485 26C5 26C7 |
| MEM_A_CLK | MEM_70D_VDD | MEM_CLK | | MEM_A_CLK N<5..0> 1485 26C5 26C7 |
| MEM_A_CTRL | MEM_40S_VDD | MEM_CTRL | | MEM_A_CKE<3..0> 1485 26C5 26C7 |
| MEM_A_CTRL | MEM_40S_VDD | MEM_CTRL | | MEM_A_CS L<3..0> 1485 26C5 26C7 |
| MEM_A_CTRL | MEM_40S_VDD | MEM_CTRL | | MEM_A_ODT<3..0> 1485 26C5 |
| MEM_A_CMD | MEM_40S_VDD | MEM_CMD | | MEM_A_A<14..0> 1485 14C5 26C5 26C7 |
| MEM_A_CMD | MEM_40S_VDD | MEM_CMD | | MEM_A_BA<2..0> 14C5 26C5 26C7 |
| MEM_A_CMD | MEM_40S_VDD | MEM_CMD | | MEM_A_RAS L 14C5 26C5 |
| MEM_A_CMD | MEM_40S_VDD | MEM_CMD | | MEM_A_CAS L 14C5 26C7 |
| MEM_A_CMD | MEM_40S_VDD | MEM_CMD | | MEM_A_WE L 14C5 26C7 |
| MEM_A_DO_BYTE0 | MEM_40S | MEM_DATA | | MEM_A_DQ<7..0> 1487 26C2 26C4 26D2 26D4 |
| MEM_A_DO_BYTE1 | MEM_40S | MEM_DATA | | MEM_A_DQ<15..8> 1487 26C2 26C4 |
| MEM_A_DO_BYTE2 | MEM_40S | MEM_DATA | | MEM_A_DQ<23..16> 1487 14C7 26B2 26B4 26C2 26C4 |
| MEM_A_DO_BYTE3 | MEM_40S | MEM_DATA | | MEM_A_DQ<31..24> 14C7 26C2 26C4 |
| MEM_A_DO_BYTE4 | MEM_40S | MEM_DATA | | MEM_A_DQ<39..32> 14C7 26B5 26B7 26C5 26C7 |
| MEM_A_DO_BYTE5 | MEM_40S | MEM_DATA | | MEM_A_DQ<47..40> 14C7 14D7 26B5 26B7 |
| MEM_A_DO_BYTE6 | MEM_40S | MEM_DATA | | MEM_A_DQ<55..48> 14D7 26B5 26B7 |
| MEM_A_DO_BYTE7 | MEM_40S | MEM_DATA | | MEM_A_DQ<63..56> 14D7 26A3 26A7 26B5 26B7 |
| MEM_A_DM_BYTE0 | MEM_40S | MEM_DATA | | MEM_A_DM<0> 14A7 26C4 |
| MEM_A_DM_BYTE1 | MEM_40S | MEM_DATA | | MEM_A_DM<1> 14A7 26C2 |
| MEM_A_DM_BYTE2 | MEM_40S | MEM_DATA | | MEM_A_DM<2> 1487 26B4 |
| MEM_A_DM_BYTE3 | MEM_40S | MEM_DATA | | MEM_A_DM<3> 1487 26C3 |
| MEM_A_DM_BYTE4 | MEM_40S | MEM_DATA | | MEM_A_DM<4> 1487 26B5 |
| MEM_A_DM_BYTE5 | MEM_40S | MEM_DATA | | MEM_A_DM<5> 1487 26B7 |
| MEM_A_DM_BYTE6 | MEM_40S | MEM_DATA | | MEM_A_DM<6> 1487 26B5 |
| MEM_A_DM_BYTE7 | MEM_40S | MEM_DATA | | MEM_A_DM<7> 1487 26A7 |
| MEM_A_DQS0 | MEM_70D | MEM_DQS | | MEM_A_DQS P<0> 14C5 26C2 |
| MEM_A_DQS0 | MEM_70D | MEM_DQS | | MEM_A_DQS N<0> 14C5 26C2 |
| MEM_A_DQS1 | MEM_70D | MEM_DQS | | MEM_A_DQS P<1> 14C5 26C4 |
| MEM_A_DQS2 | MEM_70D | MEM_DQS | | MEM_A_DQS P<2> 14C5 26B2 |
| MEM_A_DQS2 | MEM_70D | MEM_DQS | | MEM_A_DQS N<2> 14C5 26C2 |
| MEM_A_DQS3 | MEM_70D | MEM_DQS | | MEM_A_DQS P<3> 14C5 26C4 |
| MEM_A_DQS3 | MEM_70D | MEM_DQS | | MEM_A_DQS N<3> 14C5 26C4 |
| MEM_A_DQS4 | MEM_70D | MEM_DQS | | MEM_A_DQS P<4> 14C5 26B7 |
| MEM_A_DQS4 | MEM_70D | MEM_DQS | | MEM_A_DQS N<4> 14C5 26B7 |
| MEM_A_DQS5 | MEM_70D | MEM_DQS | | MEM_A_DQS P<5> 14C5 26B5 |
| MEM_A_DQS5 | MEM_70D | MEM_DQS | | MEM_A_DQS N<5> 14C5 26B5 |
| MEM_A_DQS6 | MEM_70D | MEM_DQS | | MEM_A_DQS P<6> 14C5 26B7 |
| MEM_A_DQS6 | MEM_70D | MEM_DQS | | MEM_A_DQS N<6> 14C5 26B7 |
| MEM_A_DQS7 | MEM_70D | MEM_DQS | | MEM_A_DQS P<7> 14C5 26A5 |
| MEM_A_DQS7 | MEM_70D | MEM_DQS | | MEM_A_DQS N<7> 14C5 26A5 |
| MEM_B_CLK | MEM_70D_VDD | MEM_CLK | | MEM_B_CLK P<5..0> 1481 27C5 27C7 |
| MEM_B_CLK | MEM_70D_VDD | MEM_CLK | | MEM_B_CLK N<5..0> 1481 27C5 27C7 |
| MEM_B_CTRL | MEM_40S_VDD | MEM_CTRL | | MEM_B_CKE<3..0> 14A1 27D5 27D7 |
| MEM_B_CTRL | MEM_40S_VDD | MEM_CTRL | | MEM_B_CS L<3..0> 1481 27C5 27C7 |
| MEM_B_CTRL | MEM_40S_VDD | MEM_CTRL | | MEM_B_ODT<3..0> 1481 27C5 |
| MEM_B_CMD | MEM_40S_VDD | MEM_CMD | | MEM_B_A<14..0> 1481 14C1 27C5 27C7 |
| MEM_B_CMD | MEM_40S_VDD | MEM_CMD | | MEM_B_BA<2..0> 14C1 27C5 27C7 |
| MEM_B_CMD | MEM_40S_VDD | MEM_CMD | | MEM_B_RAS L 14C1 27C5 |
| MEM_B_CMD | MEM_40S_VDD | MEM_CMD | | MEM_B_CAS L 14C1 27C7 |
| MEM_B_CMD | MEM_40S_VDD | MEM_CMD | | MEM_B_WE L 14C1 27C7 |
| MEM_B_DO_BYTE0 | MEM_40S | MEM_DATA | | MEM_B_DQ<7..0> 1483 27C2 27C4 27D2 27D4 |
| MEM_B_DO_BYTE1 | MEM_40S | MEM_DATA | | MEM_B_DQ<15..8> 1483 27C2 27C4 |
| MEM_B_DO_BYTE2 | MEM_40S | MEM_DATA | | MEM_B_DQ<23..16> 1483 14C3 27C2 27C4 |
| MEM_B_DO_BYTE3 | MEM_40S | MEM_DATA | | MEM_B_DQ<31..24> 14C3 27B2 27B4 27C2 27C4 |
| MEM_B_DO_BYTE4 | MEM_40S | MEM_DATA | | MEM_B_DQ<39..32> 14C3 27B5 27B7 27C5 27C7 |
| MEM_B_DO_BYTE5 | MEM_40S | MEM_DATA | | MEM_B_DQ<47..40> 14C3 14D3 27B5 27B7 |
| MEM_B_DO_BYTE6 | MEM_40S | MEM_DATA | | MEM_B_DQ<55..48> 14C3 27B5 27B7 |
| MEM_B_DO_BYTE7 | MEM_40S | MEM_DATA | | MEM_B_DQ<63..56> 14C3 27A5 27A7 27B5 27B7 |
| MEM_B_DM_BYTE0 | MEM_40S | MEM_DATA | | MEM_B_DM<0> 14A3 27C4 |
| MEM_B_DM_BYTE1 | MEM_40S | MEM_DATA | | MEM_B_DM<1> 14A3 27C2 |
| MEM_B_DM_BYTE2 | MEM_40S | MEM_DATA | | MEM_B_DM<2> 1483 27C2 |
| MEM_B_DM_BYTE3 | MEM_40S | MEM_DATA | | MEM_B_DM<3> 1483 27B4 |
| MEM_B_DM_BYTE4 | MEM_40S | MEM_DATA | | MEM_B_DM<4> 1483 27B5 |
| MEM_B_DM_BYTE5 | MEM_40S | MEM_DATA | | MEM_B_DM<5> 1483 27B7 |
| MEM_B_DM_BYTE6 | MEM_40S | MEM_DATA | | MEM_B_DM<6> 1483 27B5 |
| MEM_B_DM_BYTE7 | MEM_40S | MEM_DATA | | MEM_B_DM<7> 1483 27A7 |
| MEM_B_DQS0 | MEM_70D | MEM_DQS | | MEM_B_DQS P<0> 14D1 27C2 |
| MEM_B_DQS0 | MEM_70D | MEM_DQS | | MEM_B_DQS N<0> 14D1 27D2 |
| MEM_B_DQS1 | MEM_70D | MEM_DQS | | MEM_B_DQS P<1> 14D1 27C4 |
| MEM_B_DQS1 | MEM_70D | MEM_DQS | | MEM_B_DQS N<1> 14D1 27C4 |
| MEM_B_DQS2 | MEM_70D | MEM_DQS | | MEM_B_DQS P<2> 14D1 27C4 |
| MEM_B_DQS2 | MEM_70D | MEM_DQS | | MEM_B_DQS N<2> 14D1 27C4 |
| MEM_B_DQS3 | MEM_70D | MEM_DQS | | MEM_B_DQS P<3> 14D1 27B2 |
| MEM_B_DQS3 | MEM_70D | MEM_DQS | | MEM_B_DQS N<3> 14D1 27C2 |
| MEM_B_DQS4 | MEM_70D | MEM_DQS | | MEM_B_DQS P<4> 14D1 27B7 |
| MEM_B_DQS4 | MEM_70D | MEM_DQS | | MEM_B_DQS N<4> 14D1 27B7 |
| MEM_B_DQS5 | MEM_70D | MEM_DQS | | MEM_B_DQS P<5> 14D1 27B5 |
| MEM_B_DQS5 | MEM_70D | MEM_DQS | | MEM_B_DQS N<5> 14D1 27B5 |
| MEM_B_DQS6 | MEM_70D | MEM_DQS | | MEM_B_DQS P<6> 14D1 27B7 |
| MEM_B_DQS6 | MEM_70D | MEM_DQS | | MEM_B_DQS N<6> 14D1 27B7 |
| MEM_B_DQS7 | MEM_70D | MEM_DQS | | MEM_B_DQS P<7> 14D1 27A5 |
| MEM_B_DQS7 | MEM_70D | MEM_DQS | | MEM_B_DQS N<7> 14D1 27A5 |
| MCP_MEM_COMP | MCP_MEM_COMP | MCP_MEM_COMP | MCP_MEM_COMP_VDD | 15C6 |
| MCP_MEM_COMP | MCP_MEM_COMP | MCP_MEM_COMP | MCP_MEM_COMP_GND | 15C6 |

Memory Constraints

SYNC_MASTER=F18_MLB SYNC_DATE=01/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF | |
| NONE | 74 | 81 | |

PCI-Express

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| PCIE_90D | * | =90_OHM_DIFF | =90_OHM_DIFF | =90_OHM_DIFF | =90_OHM_DIFF | =90_OHM_DIFF | =90_OHM_DIFF |
| CLK_PCIE_100D | * | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| PCIE | * | =3X_DIELECTRIC | ? |
| CLK_PCIE | * | 20 MIL | ? |
| MCP_PEX_COMP | * | 8 MIL | ? |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|------------|----------------------|--------|
| PCIE | TOP,BOTTOM | =4X_DIELECTRIC | ? |

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.4

D

Digital Video Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| DP_100D | * | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF |
| LVDS_100D | * | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF |
| MCP_DV_COMP | * | ? | 20 MIL | 20 MIL | =STANDARD | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| DISPLAYPORT | * | =3X_DIELECTRIC | ? |
| LVDS | * | =3X_DIELECTRIC | ? |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|------------|----------------------|--------|
| DISPLAYPORT | TOP,BOTTOM | =4X_DIELECTRIC | ? |
| LVDS | TOP,BOTTOM | =4X_DIELECTRIC | ? |

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length. DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps. DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals. Max length of LVDS/displayPort/TMDS traces: 12 inches.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| SATA_100D | * | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF |
| SATA_90D_HDD | * | =90_OHM_DIFF | =90_OHM_DIFF | =90_OHM_DIFF | =90_OHM_DIFF | =90_OHM_DIFF | =90_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| SATA | * | =4X_DIELECTRIC | ? |
| SATA_TERM | * | 8 MIL | ? |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|------------|----------------------|--------|
| SATA | TOP,BOTTOM | =3X_DIELECTRIC | ? |

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.7.1.

B

A

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | | | |
|---------------------------|-----------------|------------------|--------------------------|----------------|
| | PHYSICAL | SPACING | | |
| PCIE_MINI_R2D | PCIE_90D | PCIE | PCIE_MINI_R2D_P | 605 29C7 |
| | PCIE_90D | PCIE | PCIE_MINI_R2D_N | 605 29C7 |
| | PCIE_90D | PCIE | PCIE_MINI_R2D_C_P | 1683 29C5 |
| | PCIE_90D | PCIE | PCIE_MINI_R2D_C_N | 1683 29C5 |
| | PCIE_90D | PCIE | PCIE_MINI_D2R_P | 605 1686 29C7 |
| | PCIE_90D | PCIE | PCIE_MINI_D2R_N | 605 1686 29C7 |
| | PCIE_90D | PCIE | PCIE_FW_R2D_P | 34C3 |
| | PCIE_90D | PCIE | PCIE_FW_R2D_N | 34C3 |
| | PCIE_90D | PCIE | PCIE_FW_R2D_C_P | 1683 34C1 |
| | PCIE_90D | PCIE | PCIE_FW_R2D_C_N | 1683 34C1 |
| | PCIE_90D | PCIE | PCIE_FW_D2R_P | 1686 34C1 |
| | PCIE_90D | PCIE | PCIE_FW_D2R_N | 1686 34C1 |
| MCP_PEX1_REFCLK | CLK_PCIE_100D | CLK_PCIE | PCIE_CLK100M_MINI_P | 16C3 29C5 |
| | CLK_PCIE_100D | CLK_PCIE | PCIE_CLK100M_MINI_N | 16C3 29C5 |
| | CLK_PCIE_100D | CLK_PCIE | PCIE_CLK100M_MINI_CONN_P | 605 29C7 |
| | CLK_PCIE_100D | CLK_PCIE | PCIE_CLK100M_MINI_CONN_N | 605 29C7 |
| MCP_PEX4_REFCLK | CLK_PCIE_100D | CLK_PCIE | PCIE_CLK100M_FC_P | |
| | CLK_PCIE_100D | CLK_PCIE | PCIE_CLK100M_FC_N | |
| MCP_PEX_CLK_COMP | MCP_PEX_COMP | MCP_PEX_CLK_COMP | 16A6 | |
| TMDS_IG_TXC | DP_100D | DISPLAYPORT | TMDS_IG_TXC_P | |
| | DP_100D | DISPLAYPORT | TMDS_IG_TXC_N | |
| | DP_100D | DISPLAYPORT | TMDS_IG_TXD_P<2..0> | |
| | DP_100D | DISPLAYPORT | TMDS_IG_TXD_N<2..0> | |
| DP_ML | DP_100D | DISPLAYPORT | DP_ML_P<3..0> | 6901 70C1 70C8 |
| | DP_100D | DISPLAYPORT | DP_ML_C_P<3..0> | 70C2 70C7 |
| | DP_100D | DISPLAYPORT | DP_ML_N<3..0> | 6901 70C1 70C8 |
| | DP_100D | DISPLAYPORT | DP_ML_C_N<3..0> | 70C2 70C7 |
| | DP_100D | DISPLAYPORT | DP_IG_AUX_CH_P | 1786 69C7 |
| | DP_100D | DISPLAYPORT | DP_IG_AUX_CH_N | 1786 69C7 |
| | DP_100D | DISPLAYPORT | DP_AUX_CH_SW_P | 69C6 |
| | DP_100D | DISPLAYPORT | DP_AUX_CH_SW_N | 69C5 |
| | DP_100D | DISPLAYPORT | DP_AUX_CH_C_P | 69C4 70C8 |
| | DP_100D | DISPLAYPORT | DP_AUX_CH_C_N | 69D4 70C8 |
| | MCP_HDMI_RSET | MCP_DV_COMP | MCP_HDMI_RSET | 17A6 23C7 |
| | MCP_HDMI_VPROBE | MCP_DV_COMP | MCP_HDMI_VPROBE | 17A6 23C7 |
| LVDS_IG_A_CLK | LVDS_100D | LVDS | LVDS_IG_A_CLK_P | 1783 6883 |
| | LVDS_100D | LVDS | LVDS_IG_A_CLK_F_P | 6C7 68C2 |
| | LVDS_100D | LVDS | LVDS_IG_A_CLK_N | 1783 6883 |
| | LVDS_100D | LVDS | LVDS_IG_A_CLK_F_N | 6C7 68C2 |
| | LVDS_100D | LVDS | LVDS_IG_A_DATA_P<2..0> | 6C7 1783 68C2 |
| | LVDS_100D | LVDS | LVDS_IG_A_DATA_N<2..0> | 6C7 1783 68C2 |
| | DP_ML | DISPLAYPORT | DP_ML_CONN_P<3..0> | 70C3 70C4 70C5 |
| | DP_ML | DISPLAYPORT | DP_ML_CONN_N<3..0> | 70C3 70C4 70C5 |
| MCP_IFPAB_RSET | MCP_DV_COMP | MCP_IFPAB_RSET | 17A3 23C6 | |
| | MCP_DV_COMP | MCP_IFPAB_VPROBE | 17A3 23C6 | |
| SATA_HDD_R2D | SATA_90D_HDD | SATA | SATA_HDD_R2D_C_P | 1906 37A2 |
| | SATA_90D_HDD | SATA | SATA_HDD_R2D_C_N | 1906 37A2 |
| | SATA_90D_HDD | SATA | SATA_HDD_R2D_P | 687 37A5 |
| | SATA_90D_HDD | SATA | SATA_HDD_R2D_N | 687 37A5 |
| | SATA_90D_HDD | SATA | SATA_HDD_R2D_UF_P | 37A4 |
| | SATA_90D_HDD | SATA | SATA_HDD_R2D_UF_N | 37A4 |
| | SATA_90D_HDD | SATA | SATA_HDD_D2R_P | 1906 3782 |
| | SATA_90D_HDD | SATA | SATA_HDD_D2R_N | 1906 3782 |
| | SATA_90D_HDD | SATA | SATA_HDD_D2R_C_P | 687 3785 |
| | SATA_90D_HDD | SATA | SATA_HDD_D2R_C_N | 687 3785 |
| | SATA_90D_HDD | SATA | SATA_HDD_D2R_UF_P | 3784 |
| | SATA_90D_HDD | SATA | SATA_HDD_D2R_UF_N | 3784 |
| SATA_ODD_R2D | SATA_100D | SATA | SATA_ODD_R2D_C_P | 1906 37C3 |
| | SATA_100D | SATA | SATA_ODD_R2D_C_N | 1906 37C3 |
| | SATA_100D | SATA | SATA_ODD_R2D_P | 687 37C6 |
| | SATA_100D | SATA | SATA_ODD_R2D_N | 6A7 687 37C6 |
| | SATA_100D | SATA | SATA_ODD_R2D_UF_P | 37C4 |
| | SATA_100D | SATA | SATA_ODD_R2D_UF_N | 37C4 |
| | SATA_100D | SATA | SATA_ODD_D2R_P | 1906 37C3 |
| | SATA_100D | SATA | SATA_ODD_D2R_N | 1906 37C3 |
| | SATA_100D | SATA | SATA_ODD_D2R_C_P | 687 37C6 |
| | SATA_100D | SATA | SATA_ODD_D2R_C_N | 687 37C6 |
| | SATA_100D | SATA | SATA_ODD_D2R_UF_P | 37C4 |
| | SATA_100D | SATA | SATA_ODD_D2R_UF_N | 37C4 |
| MCP_SATA_TERM | SATA_TERM | MCP_SATA_TERM | 19A6 | |

MCP Constraints 1

SYNC_MASTER=F18_MLB SYNC_DATE=01/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



| | | |
|-------|----------------|-------|
| SIZE | DRAWING NUMBER | REV. |
| D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF |
| NONE | 75 | 81 |

D

C

B

A

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

PCI Bus Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| PCI_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |
| CLK_PCI_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| PCI | * | =STANDARD | ? |
| CLK_PCI | * | 8 MIL | ? |

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.8.

LPC Bus Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| LPC_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |
| CLK_LPC_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| LPC | * | 6 MIL | ? |
| CLK_LPC | * | 8 MIL | ? |

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.9.1.

USB 2.0 Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| MCP_USB_BBIAS | * | =STANDARD | 8 MIL | 8 MIL | =STANDARD | =STANDARD | =STANDARD |
| USB_90D | * | =90_OHM_DIFF | =90_OHM_DIFF | =90_OHM_DIFF | =90_OHM_DIFF | =90_OHM_DIFF | =90_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT | SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|------------------|------------|----------------------|--------|
| USB | * | =2x_DIELECTRIC | ? | USB | TOP,BOTTOM | =4x_DIELECTRIC | ? |

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.10.1.

SMBus Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| SMB_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| SMB | * | =2x_DIELECTRIC | ? |

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.11.1.

HDA Audio Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| HDA_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| HDA | * | =2x_DIELECTRIC | ? |
| MCP_HDA_COMP | * | 8 MIL | ? |

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.12.1.

SIO Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| CLK_SLOW_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| CLK_SLOW | * | 8 MIL | ? |

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.13.

SPI Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| SPI_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| SPI | * | 8 MIL | ? |

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.14.

| ELECTRICAL_CONSTRAINT_SET | PHYSICAL | NET_TYPE | SPACING | |
|---------------------------|---------------|----------|---------|----------------------------------|
| MCP_DEBUG | PCI_55S | PCI | | MCP_DEBUG<7..0> 12C3 1807 |
| PCI_AD | PCI_55S | PCI | | PCI_AD<23..8> |
| PCI_AD24 | PCI_55S | PCI | | PCI_AD<24> |
| PCI_AD | PCI_55S | PCI | | PCI_AD<31..25> |
| PCI_AD | PCI_55S | PCI | | PCI_PAR |
| PCI_C_BE_L | PCI_55S | PCI | | PCI_C_BE_L<3..0> |
| PCI_CNTL | PCI_55S | PCI | | PCI_TRDY_L |
| PCI_CNTL | PCI_55S | PCI | | PCI_DEVSEL_L |
| PCI_CNTL | PCI_55S | PCI | | PCI_PERR_L |
| PCI_CNTL | PCI_55S | PCI | | PCI_SERR_L |
| PCI_CNTL | PCI_55S | PCI | | PCI_STOP_L |
| PCI_CNTL | PCI_55S | PCI | | PCI_TRDY_L |
| PCI_CNTL | PCI_55S | PCI | | PCI_FRAME_L |
| PCI_REG0_I | PCI_55S | PCI | | PCI_REG0_I 1802 1807 |
| PCI_REG0_I | PCI_55S | PCI | | PCI_GNT0_L |
| PCI_REG0_I | PCI_55S | PCI | | PCI_REG0_L 1802 1807 |
| PCI_GNT1_I | PCI_55S | PCI | | PCI_GNT1_L |
| PCI_INTX_I | PCI_55S | PCI | | PCI_INTX_L |
| PCI_INTX_I | PCI_55S | PCI | | PCI_INTX_L |
| PCI_INTX_I | PCI_55S | PCI | | PCI_INTX_L |
| PCI_INTX_I | PCI_55S | PCI | | PCI_INTX_L |
| MCP_PCI_CLK2 | CLK_PCI_55S | CLK_PCI | | PCI_CLK33M MCP_R 18C5 |
| | CLK_PCI_55S | CLK_PCI | | PCI_CLK33M MCP 18C5 |
| LPC_AD | LPC_55S | LPC | | LPC_AD<3..0> 18B3 40C8 42D3 42D5 |
| LPC_FRAME_L | LPC_55S | LPC | | LPC_FRAME_L 18C3 40C8 42D5 |
| LPC_RESET_I | LPC_55S | LPC | | LPC_RESET_L 18C3 24D4 |
| MCP_LPC_CLK0 | CLK_LPC_55S | CLK_LPC | | LPC_CLK33M SMC_R 18B3 24B4 |
| | CLK_LPC_55S | CLK_LPC | | LPC_CLK33M SMC 24B1 40C8 |
| | CLK_LPC_55S | CLK_LPC | | LPC_CLK33M LPCPLUS 24B1 42D3 |
| USB_EXTN | USB_90D | USB | | USB_EXTN_P 19D3 38A8 |
| | USB_90D | USB | | USB_EXTN_N 19D3 38A8 |
| | USB_90D | USB | | USB_EXTN_MUXED_P 38C4 |
| | USB_90D | USB | | USB_EXTN_MUXED_N 38C4 |
| | USB_90D | USB | | CONN_USB_EXTN_P 38C3 |
| | USB_90D | USB | | CONN_USB_EXTN_N 38C3 |
| USB_CAMERA | USB_90D | USB | | USB_CAMERA_P 19D3 29B5 |
| | USB_90D | USB | | USB_CAMERA_N 19D3 29B5 |
| | USB_90D | USB | | USB_CAMERA_CONN_P 6D5 29B7 |
| | USB_90D | USB | | USB_CAMERA_CONN_N 6D5 29B7 |
| USB_BT | USB_90D | USB | | USB_BT_P 19D3 29B5 |
| | USB_90D | USB | | USB_BT_N 19C3 29B5 |
| | USB_90D | USB | | CONN_USB2_BT_P 6D5 29B7 |
| | USB_90D | USB | | CONN_USB2_BT_N 6D5 29B7 |
| USB_TPAD | USB_90D | USB | | USB_TPAD_P 19D3 48B8 |
| | USB_90D | USB | | USB_TPAD_N 19D3 48B8 |
| | USB_90D | USB | | USB_TPAD_R_P 48B7 |
| | USB_90D | USB | | USB_TPAD_R_N 48B7 |
| USB_IR | USB_90D | USB | | USB_IR_P 19D3 39D7 |
| | USB_90D | USB | | USB_IR_N 19D3 39D7 |
| USB_EXTR | USB_90D | USB | | USB_EXTR_P 19C3 38A4 |
| | USB_90D | USB | | USB_EXTR_N 19C3 38A4 |
| | USB_90D | USB | | CONN_USB_EXTR_P 38B3 |
| | USB_90D | USB | | CONN_USB_EXTR_N 38B3 |
| USB_SD | USB_90D | USB | | USB_CARDREADER_P 19C3 30C7 |
| | USB_90D | USB | | USB_CARDREADER_N 19C3 30C7 |
| MCP_USB_BBIAS | MCP_USB_BBIAS | | | MCP_USB_BBIAS_GND 19C4 |
| SMBUS_MCP_0_CLK | SMB_55S | SMB | | SMBUS_MCP_0_CLK 12B6 20C3 43D8 |
| SMBUS_MCP_0_DATA | SMB_55S | SMB | | SMBUS_MCP_0_DATA 12B6 20C3 43D8 |
| SMBUS_MCP_1_CLK | SMB_55S | SMB | | SMBUS_MCP_1_CLK 20C3 43B8 |
| SMBUS_MCP_1_DATA | SMB_55S | SMB | | SMBUS_MCP_1_DATA 20C3 43B8 |
| HDA_BIT_CLK | HDA_55S | HDA | | HDA_BIT_CLK 20A7 20D4 |
| | HDA_55S | HDA | | HDA_BIT_CLK_R 20A7 20D4 |
| HDA_SYNC | HDA_55S | HDA | | HDA_SYNC 20A7 20D4 |
| | HDA_55S | HDA | | HDA_SYNC_R 20A7 20D4 |
| HDA_RST_I | HDA_55S | HDA | | HDA_RST_I 20A7 20D4 |
| | HDA_55S | HDA | | HDA_RST_L 20A7 20D4 |
| HDA_SDIN | HDA_55S | HDA | | HDA_SDIN 20A7 20D4 |
| | HDA_55S | HDA | | HDA_SDIN_CODEC 20A7 20D4 |
| HDA_SDOUT | HDA_55S | HDA | | HDA_SDOUT 20A7 20D4 |
| | HDA_55S | HDA | | HDA_SDOUT_R 20A7 20D4 |
| MCP_HDA_PULLDN_COMP | MCP_HDA_COMP | | | MCP_HDA_PULLDN_COMP 20C7 |
| MCP_SUS_CLK | CLK_SLOW_55S | CLK_SLOW | | PM_CLK32K_SUSCLK_R 20B3 24B4 |
| | CLK_SLOW_55S | CLK_SLOW | | PM_CLK32K_SUSCLK 24B1 40C5 |
| SPI_CLK | SPI_55S | SPI | | SPI_CLK_R 20B3 42A5 42C8 |
| | SPI_55S | SPI | | SPI_CLK 51C5 |
| | SPI_55S | SPI | | SPI_ALT_CLK 42C5 42D3 |
| SPI_MOSI | SPI_55S | SPI | | SPI_MOSI_R 20B3 42A5 42C7 |
| | SPI_55S | SPI | | SPI_MOSI 51C4 |
| | SPI_55S | SPI | | SPI_ALT_MOSI 42C5 42D5 |
| SPI_MISO | SPI_55S | SPI | | SPI_MISO 20B3 42A5 42B7 |
| | SPI_55S | SPI | | SPI_MISO_R 51C4 |
| | SPI_55S | SPI | | SPI_ALT_MISO 42B5 42D5 |
| SPI_CS0 | SPI_55S | SPI | | SPI_CS0_R_L 20B3 42B7 |
| | SPI_55S | SPI | | SPI_CS0_L |
| | SPI_55S | SPI | | SPI_CS1_R_L |
| | SPI_55S | SPI | | SPI_CS1_R_L_USE_MLB |

MCP Constraints 2

SYNC_MASTER=F18_MLB SYNC_DATE=12/14/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|--|------|----------------|-------|
|  APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF | |
| NONE | 76 | 81 | |

MCP RGMI (Ethernet) Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| MCP_MII_COMP | * | =STANDARD | 7.5 MIL | 7.5 MIL | =STANDARD | =STANDARD | =STANDARD |
| ENET_MII_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| MCP_BUF0_CLK | * | =3:1_SPACING | ? |
| ENET_MII | * | 12 MIL | ? |

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| ENET_MDI_100D | * | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| ENET_MDI | * | 25 MIL | ? |

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | | | |
|---------------------------|---------------|--------------|------------------------|----------------|
| | PHYSICAL | SPACING | | |
| MCP_MII_COMP | MCP_MII_COMP | | MCP_MII_COMP_VDD | 1706 |
| MCP_MII_COMP | MCP_MII_COMP | | MCP_MII_COMP_GND | 1706 |
| MCP_CLK25M_BUF0 | ENET_MII_55S | MCP_BUF0_CLK | MCP_CLK25M_BUF0_R | 1703 32A5 |
| MCP_CLK25M_BUF0 | ENET_MII_55S | MCP_BUF0_CLK | RTL8211_CLK25M_CKXTAL1 | 3186 32A3 |
| ENET_INTR_L | ENET_MII_55S | ENET_MII | ENET_INTR_L | |
| ENET_MDIO | ENET_MII_55S | ENET_MII | ENET_MDIO | 1703 3186 |
| ENET_MDC | ENET_MII_55S | ENET_MII | ENET_MDC | 1703 3186 |
| ENET_PWRDWN_L | ENET_MII_55S | ENET_MII | ENET_PWRDWN_L | |
| ENET_PWRDWN_L | ENET_MII_55S | ENET_MII | ENET_CLK125M_RXCLK_R | 3104 |
| ENET_RXCTL_R | ENET_MII_55S | ENET_MII | ENET_CLK125M_RXCLK | 1706 3101 |
| ENET_RXCTL_R | ENET_MII_55S | ENET_MII | ENET_RXD_R<3..0> | 3104 |
| ENET_RXD | ENET_MII_55S | ENET_MII | ENET_RXD<0> | 1706 3101 |
| ENET_RXD_STRAP | ENET_MII_55S | ENET_MII | ENET_RXD<3..1> | 1706 3101 |
| ENET_RXD | ENET_MII_55S | ENET_MII | ENET_RX_CTRL | 1706 3181 |
| ENET_RXD | ENET_MII_55S | ENET_MII | ENET_RXCTL_R | 3184 |
| ENET_RXD | ENET_MII_55S | ENET_MII | ENET_CLK125M_TXCLK_R | 3106 |
| ENET_TXCLK | ENET_MII_55S | ENET_MII | ENET_CLK125M_TXCLK | 1703 3109 |
| ENET_TXD | ENET_MII_55S | ENET_MII | ENET_TXD<0> | 1703 3106 |
| ENET_TXD | ENET_MII_55S | ENET_MII | ENET_TXD<3..1> | 1703 3106 |
| ENET_TXD | ENET_MII_55S | ENET_MII | ENET_TX_CTRL | 1703 3186 |
| ENET_TXD | ENET_MII_55S | ENET_MII | ENET_RESET_L | 1703 3187 |
| ENET_MDI | ENET_MDI_100D | ENET_MDI | ENET_MDI_P<3..0> | 3183 3388 3308 |
| ENET_MDI | ENET_MDI_100D | ENET_MDI | ENET_MDI_N<3..0> | 3183 3388 3308 |
| ENET_MDI | ENET_MDI_100D | ENET_MDI | ENET_MDI_TRAN_P<3..0> | 3384 3304 3305 |
| ENET_MDI | ENET_MDI_100D | ENET_MDI | ENET_MDI_TRAN_N<3..0> | 3384 3304 3305 |

Ethernet Constraints

SYNC_MASTER=F18_MLB SYNC_DATE=03/19/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE D DRAWING NUMBER 051-7898 REV. 4.7.0

SCALE NONE SHEET 77 OF 81

8

7

6

5

4

3

2

1

FireWire Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| FW_110D | * | =110_OHM_DIFF | =110_OHM_DIFF | =110_OHM_DIFF | =110_OHM_DIFF | =110_OHM_DIFF | =110_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| FW_TP | * | =311_SPACING | ? |

FireWire Net Properties

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | | | |
|---------------------------|----------|---------|-------------|-----------|
| | PHYSICAL | SPACING | | |
| FW_E0_TPA | FW_110D | FW_TP | FW_P0_TPA_P | 3486 36C4 |
| FW_P0_TPA | FW_110D | FW_TP | FW_P0_TPA_N | 34C6 36C4 |
| FW_E0_TPB | FW_110D | FW_TP | FW_P0_TPB_P | 3486 36C4 |
| FW_P0_TPB | FW_110D | FW_TP | FW_P0_TPB_N | 3486 36C4 |
| FW_E1_TPA | FW_110D | FW_TP | FW_P1_TPA_P | 3486 3688 |
| FW_P1_TPA | FW_110D | FW_TP | FW_P1_TPA_N | 3486 3688 |
| FW_E1_TPB | FW_110D | FW_TP | FW_P1_TPB_P | 3486 3688 |
| FW_P1_TPB | FW_110D | FW_TP | FW_P1_TPB_N | 3486 3688 |
| Port 2 Not Used | | | | |

SD CARD NET PROPERTIES

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | | | |
|---------------------------|----------|--------------|---------|------|
| | PHYSICAL | SPACING | | |
| 123 SD_DATA | SD_55R | SD_INTERFACE | SD_D<0> | 30C2 |
| 124 SD_DATA | SD_55R | SD_INTERFACE | SD_D<1> | 30C2 |
| 125 SD_DATA | SD_55R | SD_INTERFACE | SD_D<2> | 30C2 |
| 126 SD_DATA | SD_55R | SD_INTERFACE | SD_D<3> | 30C2 |
| 127 SD_DATA | SD_55R | SD_INTERFACE | SD_D<4> | 30C2 |
| 128 SD_DATA | SD_55R | SD_INTERFACE | SD_D<5> | 30C2 |
| 129 SD_DATA | SD_55R | SD_INTERFACE | SD_D<6> | 30C2 |
| 130 SD_DATA | SD_55R | SD_INTERFACE | SD_D<7> | 30C2 |
| 132 SD_CLK | SD_55R | SD_INTERFACE | SD_CLK | 30C2 |
| 131 SD_CMD | SD_55R | SD_INTERFACE | SD_CMD | 30C2 |

SD CARD INTERFACE CONSTRAINTS

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| SD_55R | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| SD_INTERFACE | * | =3X_DIELECTRIC | ? |

FireWire Constraints

SYNC_MASTER=K19_MLB SYNC_DATE=12/01/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE DRAWING NUMBER REV.

D 051-7898 4.7.0

SCALE SHT OF

NONE 78 OF 81

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4

3

2

1

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 1TO1_DIFFPAIR | * | =STANDARD | =STANDARD | =STANDARD | =STANDARD | 0.1 MM | 0.1 MM |

SMC SMBus Net Properties

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | | | |
|---------------------------|----------|---------|--------------------|--------------|
| | PHYSICAL | SPACING | | |
| SMBUS_SMC_A_S3_SCL | SMB_55G | SMB | SMBUS_SMC_A_S3_SCL | 6C5 6D5 43D2 |
| SMBUS_SMC_A_S3_SDA | SMB_55G | SMB | SMBUS_SMC_A_S3_SDA | 6C5 6D5 43D2 |
| SMBUS_SMC_B_S0_SCL | SMB_55G | SMB | SMBUS_SMC_B_S0_SCL | 43C2 |
| SMBUS_SMC_B_S0_SDA | SMB_55G | SMB | SMBUS_SMC_B_S0_SDA | 43C2 |
| SMBUS_SMC_0_S0_SCL | SMB_55G | SMB | SMBUS_SMC_0_S0_SCL | 43D5 |
| SMBUS_SMC_0_S0_SDA | SMB_55G | SMB | SMBUS_SMC_0_S0_SDA | 43D5 |
| SMBUS_SMC_BSA_SCL | SMB_55G | SMB | SMBUS_SMC_BSA_SCL | 6A7 43C5 |
| SMBUS_SMC_BSA_SDA | SMB_55G | SMB | SMBUS_SMC_BSA_SDA | 6A7 43C5 |
| SMBUS_SMC_MGMT_SCL | SMB_55G | SMB | SMBUS_SMC_MGMT_SCL | 43B5 |
| SMBUS_SMC_MGMT_SDA | SMB_55G | SMB | SMBUS_SMC_MGMT_SDA | 43B5 |

SMBus Charger Net Properties

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | | | |
|---------------------------|---------------|---------|------------|--|
| | PHYSICAL | SPACING | | |
| CHGR_CSI | 1TO1_DIFFPAIR | | CHGR_CSI_P | |
| | 1TO1_DIFFPAIR | | CHGR_CSI_N | |
| CHGR_CSO | 1TO1_DIFFPAIR | | CHGR_CSO_P | |
| | 1TO1_DIFFPAIR | | CHGR_CSO_N | |

D

D

C

C

B

B

A

A

SMC Constraints

SYNC_MASTER=F18_MLB SYNC_DATE=01/04/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|--|--------|----------------|-------|
|  APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7898 | 4.7.0 |
| SCALE | SHT OF | | |
| NONE | 79 OF | | 81 |

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

| PHYSICAL_RULE_SET | LAYER | ALLOW_ROUTE_ON_LAYER? | MINIMUM_LINE_WIDTH | MINIMUM_NECK_WIDTH | MAXIMUM_NECK_LENGTH | DIFFPAIR_PRIMARY_GAP | DIFFPAIR_NECK_GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| DIFFPAIR | * | =STANDARD | =STANDARD | =STANDARD | =STANDARD | 0.1 MM | 0.1 MM |

K24 SENSOR NET PROPERTIES

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | | | |
|---------------------------|----------|---------|--------------------|-----------|
| | PHYSICAL | SPACING | | |
| | DIFFPAIR | | CHGR_CSO_R_P | 45A8 59B3 |
| | DIFFPAIR | | CHGR_CSO_R_N | 45A8 59B3 |
| | DIFFPAIR | | CPUTHMSNS_D2_P | 46C5 |
| | DIFFPAIR | | CPUTHMSNS_D2_N | 46C5 |
| | DIFFPAIR | | CPU_THERMD_P | 9C6 46D5 |
| | DIFFPAIR | | CPU_THERMD_N | 9C6 46D5 |
| | DIFFPAIR | | ISNS_CPUVTT_P | 45B7 |
| | DIFFPAIR | | ISNS_CPUVTT_N | 45B7 |
| | DIFFPAIR | | ISNS_P1VSSOMCP_P | |
| | DIFFPAIR | | ISNS_P1VSSOMCP_N | |
| | DIFFPAIR | | ISNS_PVCORESOMCP_P | |
| | DIFFPAIR | | ISNS_PVCORESOMCP_N | |
| | DIFFPAIR | | MCPTHMSNS_D2_P | 6C7 46B5 |
| | DIFFPAIR | | MCPTHMSNS_D2_N | 6C7 46B5 |
| | DIFFPAIR | | MCP_THMDIODE_P | 20C3 46B5 |
| | DIFFPAIR | | MCP_THMDIODE_N | 20C3 46B5 |

D

D

C

C

B

B

A

A

8

7

6

5

4

3

2

1

K24 SPECIAL CONSTRAINTS

SYNC_MASTER=M97_MLB

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

| | | |
|-------|----------------|-------|
| SIZE | DRAWING NUMBER | REV. |
| D | 051-7898 | 4.7.0 |
| SCALE | SHT | OF |
| NONE | 80 | 81 |

K24 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

| BOARD LAYERS | | | | BOARD AREAS | | | | BOARD UNITS (MIL OR MM) | ALLEGRO VERSION |
|---|--|--|--|-------------------|--|--|--|-------------------------|-----------------|
| TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM | | | | NO_TYPE, BGA_P1MM | | | | MM | 15.5.1 |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| DEFAULT | * | Y | =50_OHM_SE | 0.100MM | 30 MM | 0 MM | 0 MM |
| STANDARD | * | Y | =DEFAULT | =DEFAULT | 12.7 MM | =DEFAULT | =DEFAULT |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 55_OHM_SE | TOP, BOTTOM | Y | 0.090 MM | 0.090 MM | | | |
| 55_OHM_SE | * | Y | 0.076 MM | 0.076 MM | =STANDARD | =STANDARD | =STANDARD |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 50_OHM_SE | TOP, BOTTOM | Y | 0.115 MM | 0.115 MM | | | |
| 50_OHM_SE | * | Y | 0.076 MM | 0.076 MM | =STANDARD | =STANDARD | =STANDARD |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 40_OHM_SE | TOP, BOTTOM | Y | 0.165 MM | 0.100 MM | | | |
| 40_OHM_SE | * | Y | 0.126 MM | 0.100 MM | =STANDARD | =STANDARD | =STANDARD |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 27P4_OHM_SE | TOP, BOTTOM | Y | 0.310 MM | 0.310 MM | | | |
| 27P4_OHM_SE | * | Y | 0.222 MM | 0.222 MM | =STANDARD | =STANDARD | =STANDARD |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 70_OHM_DIFF | * | N | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD |
| 70_OHM_DIFF | ISL3, ISL4, ISL9, ISL10 | Y | 0.151 MM | 0.100 MM | =STANDARD | 0.224 MM | 0.224 MM |
| 70_OHM_DIFF | TOP, BOTTOM | Y | 0.185 MM | 0.100 MM | | 0.200 MM | 0.200 MM |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 90_OHM_DIFF | * | N | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD |
| 90_OHM_DIFF | ISL3, ISL4, ISL9, ISL10 | Y | 0.095 MM | 0.095 MM | | 0.234 MM | 0.234 MM |
| 90_OHM_DIFF | TOP, BOTTOM | Y | 0.112 MM | 0.112 MM | | 0.220 MM | 0.220 MM |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 100_OHM_DIFF | * | N | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD |
| 100_OHM_DIFF | ISL3, ISL4, ISL9, ISL10 | Y | 0.075 MM | 0.075 MM | | 0.244 MM | 0.244 MM |
| 100_OHM_DIFF | TOP, BOTTOM | Y | 0.091 MM | 0.091 MM | | 0.230 MM | 0.230 MM |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 110_OHM_DIFF | * | N | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD |
| 110_OHM_DIFF | ISL3, ISL4, ISL9, ISL10 | Y | 0.075 MM | 0.075 MM | | 0.330 MM | 0.330 MM |
| 110_OHM_DIFF | TOP, BOTTOM | Y | 0.077 MM | 0.077 MM | | 0.330 MM | 0.330 MM |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 1:1_DIFFPAIR | * | Y | =STANDARD | =STANDARD | =STANDARD | 0.1 MM | 0.1 MM |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| DEFAULT | * | 0.1 MM | ? |
| STANDARD | * | =DEFAULT | ? |
| BGA_P1MM | * | =DEFAULT | ? |
| BGA_P2MM | * | =DEFAULT | ? |
| BGA_P3MM | * | =DEFAULT | ? |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| 1.5:1_SPACING | * | 0.15 MM | ? |
| 2:1_SPACING | * | 0.2 MM | ? |
| 2.5:1_SPACING | * | 0.25 MM | ? |
| 3:1_SPACING | * | 0.3 MM | ? |
| 4:1_SPACING | * | 0.4 MM | ? |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------------|----------------------|--------|
| 2X_DIELECTRIC | TOP, BOTTOM | 0.140 MM | ? |
| 3X_DIELECTRIC | TOP, BOTTOM | 0.210 MM | ? |
| 4X_DIELECTRIC | TOP, BOTTOM | 0.280 MM | ? |
| 5X_DIELECTRIC | TOP, BOTTOM | 0.350 MM | ? |
| 2X_DIELECTRIC | * | 0.126 MM | ? |
| 3X_DIELECTRIC | * | 0.189 MM | ? |
| 4X_DIELECTRIC | * | 0.252 MM | ? |
| 5X_DIELECTRIC | * | 0.315 MM | ? |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| * | * | BGA_P1MM | BGA_P1MM |
| MEM_CLK | * | BGA_P1MM | BGA_P2MM |
| CLK_FSB | * | BGA_P1MM | BGA_P2MM |
| CLK_LPC | * | BGA_P1MM | BGA_P2MM |
| CLK_PCI | * | BGA_P1MM | BGA_P2MM |
| CLK_PCIE | * | BGA_P1MM | BGA_P2MM |
| CLK_SLOW | * | BGA_P1MM | BGA_P2MM |
| FSB_DSTB | FSB_DSTB | BGA_P1MM | BGA_P3MM |

| NET_PHYSICAL_TYPE | AREA_TYPE | PHYSICAL_RULE_SET |
|-------------------|-----------|-------------------|
| MEM_40S | BGA_P1MM | STANDARD |
| MEM_40S_VDD | BGA_P1MM | STANDARD |

K24 RULE DEFINITIONS

SYNC_MASTER=M97_MLB


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE DRAWING NUMBER REV.

D 051-7898 4.7.0

SCALE SHEET OF

NONE 81 OF 81