IBM (and others) join HT Consortium

Discussion in 'Current Events' started by pilotgi, Aug 11, 2003.

  1. pilotgi
    Expand Collapse
    macrumors regular

    Joined:
    Jul 22, 2002
    #1
    IBM has joined the HyperTransport Consortium. Read about it here
     
  2. sabbath999
    Expand Collapse
    macrumors member

    Joined:
    Jun 9, 2003
    Location:
    rural Missouri
    #2
    Another good sign

    Although Apple already includes the technology, I like hearing that IBM is getting more completely onboard.
     
  3. DanUk2003
    Expand Collapse
    macrumors member

    Joined:
    Jun 20, 2003
    Location:
    Worthing, UK
  4. Powerbook G5
    Expand Collapse
    macrumors 68040

    Powerbook G5

    Joined:
    Jun 23, 2003
    Location:
    St Augustine, FL
    #4
    This sounds like it could be positive news for the future of IBM/Apple chip developement
     
  5. kb9000
    Expand Collapse
    macrumors member

    Joined:
    Jun 3, 2003
    Location:
    (Lab)
  6. alset
    Expand Collapse
    macrumors 65816

    alset

    Joined:
    Nov 9, 2002
    Location:
    East Bay, CA
  7. Cubeboy
    Expand Collapse
    macrumors regular

    Joined:
    Mar 25, 2003
    Location:
    Bridgewater NJ
    #7
    Nope, AMD does however, all their Opterons and future Athlon64s have hypertransport buses.
     
  8. dxp4acu
    Expand Collapse
    macrumors regular

    Joined:
    Jul 25, 2002
    Location:
    Texas
    #8
    I think you are thinking of hyperthreading, which is what Intel uses.
     
  9. Ambrose Chapel
    Expand Collapse
    macrumors 65816

    Ambrose Chapel

    Joined:
    Jul 24, 2002
    Location:
    Massachusetts
    #9
    so does this mean we should expect this tech to appear in the PPC 980? could IBM have been working on it before joining the consortium, or would all work have to commence afterwards?
     
  10. dstorey
    Expand Collapse
    macrumors 6502a

    Joined:
    Dec 14, 2002
    #10
    As the 970's don't support Hyper Transport, and Apple had to use a bridge chip to connect it to their hypertransport Mobo, doesn't anyone know if the system takes a performance hit due to this?
     
  11. Powerbook G5
    Expand Collapse
    macrumors 68040

    Powerbook G5

    Joined:
    Jun 23, 2003
    Location:
    St Augustine, FL
    #11
    This may work well for the future if IBM/Apple needs to integrate the system controller more to fit PowerBooks, more efficient mobos, and such, too.
     
  12. tazznb
    Expand Collapse
    macrumors regular

    tazznb

    Joined:
    Jul 22, 2002
    Location:
    New Jersey
    #12
    HyperTransport Consortium....

    I used to be on the HyperTransport Consortium, but had to relieve myself of that post; I ate too many Prangles, and it started to disagree with my bowels.

    Not all chips are good for you.:(
     
  13. Cubeboy
    Expand Collapse
    macrumors regular

    Joined:
    Mar 25, 2003
    Location:
    Bridgewater NJ
    #13
    Doubtful, the G5's bus is very similar to a hypertranport bus, even if there is a performance hit, it would be minimal. Are you referring to the hypertransport interconnects used for I/O? I don't recall any other HT features on the G5 Powermac.
     
  14. Powerbook G5
    Expand Collapse
    macrumors 68040

    Powerbook G5

    Joined:
    Jun 23, 2003
    Location:
    St Augustine, FL
    #14
    It seems like the G5 has a quick enough system as a whole to offset any speed penelty, but truthfully, it can only be that much faster having it integrated since having an external bridge will have to slow things down by its very nature.
     
  15. NuVector
    Expand Collapse
    macrumors newbie

    Joined:
    Nov 29, 2002
    #15
    Don't be silly.

    Apple didn't have to use a "bridge chip", they used a memory controller. Even if the chip supported HT, it'd still have to talk to Apple's memory controller and the bus speed is determined by the CPU not the other way around, so the short answer to your question is: no.
     
  16. cc bcc
    Expand Collapse
    macrumors 6502

    Joined:
    Jul 3, 2001
    Location:
    nl
    #16
    Re: Don't be silly.

    Didn't IBM say that they will include an on die memory controller is the ppc980? I forgot where I read it.

    edit: So no timetable was given for an integrated memory controller: link
     
  17. dstorey
    Expand Collapse
    macrumors 6502a

    Joined:
    Dec 14, 2002
    #17
    Re: Don't be silly.

    So if IBM re-engineer their powerpc family, as the article suggests they will be, then what advantages, if any, will it give? I guess the northbridge and southbridge will be able to conect via hyper transport than, as well as the rest, creating the hyper transport ring that i've heard mentioned...but i guess this will be no faster..maybe just easier to engineer and produce?
     
  18. bcsimac
    Expand Collapse
    macrumors 6502

    Joined:
    Nov 4, 2002
    Location:
    Bolivar, TN
    #18
    A wise move if you ask me!

    I think IBM joining is a good move and a wise one at that. I think it can only help the hypertransport technology grow and become standard and help Apple to continue to implement it in their systems.
     
  19. Sun Baked
    Expand Collapse
    macrumors G5

    Sun Baked

    Joined:
    May 19, 2002
    #19
    Don't mix up supporting a technology with applying the technology to the CPU. ;)

    From ARS Technica
     
  20. MrMacMan
    Expand Collapse
    macrumors 604

    MrMacMan

    Joined:
    Jul 4, 2001
    Location:
    1 Block away from NYC.
    #20
    Yep, Hyperthreading and hypertransport are different stuff.

    Even though both are short 'ht'

    :)

    That is good news maybe they could make it more optomized?

    Dunno.
     
  21. Cubeboy
    Expand Collapse
    macrumors regular

    Joined:
    Mar 25, 2003
    Location:
    Bridgewater NJ
    #21
    Re: Re: Don't be silly.

    Lower latency (no data encoding), differential IO signalling (no clock overhead), coherency, scalable bandwidth, need I go on? There's going to be many performance advantages from using a hypertransport bus, especially among dual and multi-processor systems.

    Plus it's cheap to implement, and compatible with existing PCI/PCI-X and legacy I/O technologies.

    Hypertransport was developed in large part by AMD, IBM and Intel are both working on their own I/O protocols, specifically RapidIO (IBM) and PCI Express (Intel).
     

Share This Page