Any 4.5 watt tdp quad core processor leaks for 2019 release?
- Thread starter KensaiMage
- Start date
- Sort by reaction score
Yes. Ice Lake Y is supposed to be quad-core. TDP is 5.2 W. The TDP is higher than Kaby Lake but that number is not directly comparable as it has a different feature set.
![68c8ee60bc4f81fa158d62389b23061e.jpg]()
Note that it may also get ThunderBolt 3 and USB-C 3.1 gen 2 10 Gbps.
Who knows if a MacBook with it actually will make it out in 2019 though, since Cannon Lake Y in volume was supposed to be in 2018 (originally 2016) but now all 10 nm in volume has been pushed back to 2019. The question I have is if Intel is going to push volume Cannon Lake Y in 2019 and then Ice Lake Y in late 2019 or in 2020, or if Intel is going to scrap volume Cannon Lake Y altogether and then push Ice Lake Y in 2019.
Note that it may also get ThunderBolt 3 and USB-C 3.1 gen 2 10 Gbps.
Who knows if a MacBook with it actually will make it out in 2019 though, since Cannon Lake Y in volume was supposed to be in 2018 (originally 2016) but now all 10 nm in volume has been pushed back to 2019. The question I have is if Intel is going to push volume Cannon Lake Y in 2019 and then Ice Lake Y in late 2019 or in 2020, or if Intel is going to scrap volume Cannon Lake Y altogether and then push Ice Lake Y in 2019.
Last edited:
If I were making decisions at Intel I would be frightened to death of the consequences of Apple deciding that Intel was holding them back from introduction of new products. Since 10nm is an utter failure, how come Intel doesn't push back some of those Ice Lake features (LPDDR 4 or 4X, USB 3.1 Gen 2 — better yet Thunderbolt 3) to the 14nm+ node?
Comment
I believe it's because in order to keep TDP that low for all of those features, Intel needs 10nm.
Going to 14nm+ increases size, power consumption, and thermal profile, so it's easier said than done. Note that those features are indeed available on higher TDP packages in 14nm+ form.
Going to 14nm+ increases size, power consumption, and thermal profile, so it's easier said than done. Note that those features are indeed available on higher TDP packages in 14nm+ form.
Comment