Can this be used to increase performance of the CPU?
7.2.3.3 PLL Bypass (BYPASS)–Input The BYPASS signal indicates to the processor that the system clock input should be fed directly to the PLL output, bypassing the PLL. This mode of clocking the processor can be used for debugging. Timing: To bypass during debug, this signal should be tied to GND.
7.2.3.3 PLL Bypass (BYPASS)–Input The BYPASS signal indicates to the processor that the system clock input should be fed directly to the PLL output, bypassing the PLL. This mode of clocking the processor can be used for debugging. Timing: To bypass during debug, this signal should be tied to GND.