Both classical optical and quantum optical show promise.Yawn. Wake me up when we get to optical computing.
Both classical optical and quantum optical show promise.Yawn. Wake me up when we get to optical computing.
AMD seems to be a great middle ground between Intel's focus on pure performance and Apple's focus on pure efficiency. Honestly, X86 ain't going to be dead for some time with the leaps that AMD is making in terms of efficiency.
Apple's future M3 chip for Macs and A17 chip for iPhone 15 Pro models will be manufactured based on TSMC's enhanced 3nm process known as N3E next year, according to a new report from Nikkei Asia. The devices are expected to launch throughout 2023.
![]()
N3E will offer improved performance and power efficiency compared to TSMC's first-generation 3nm process known as N3, according to the report.
In the meantime, the report claims that Apple plans to use TSMC's first-generation 3nm process for some of its upcoming iPad chips. It's unclear which iPad models the report is referring to, as rumors suggest that Apple will update the iPad Pro next month with the M2 chip, which is manufactured based on TSMC's second-generation 5nm process. A new entry-level iPad with an older A14 chip is also expected later this year.
The report claims that 2023 could mark the second year in a row in which only the Pro models of the new iPhone lineup feature Apple's latest chip. Last week, Apple unveiled iPhone 14 Pro models with an A16 chip based on TSMC's 4nm process, while the standard iPhone 14 and iPhone 14 Plus models are equipped with the previous-generation A15 chip.
Article Link: M3 Chip for Macs and A17 Chip for iPhone 15 Pro Will Reportedly Use TSMC's Second-Generation 3nm Process
Yes I know, but power consumption and thermal headroom is more sensitive in iPad than in many Macs including the MacBook Air. Will an M2 down clocked to M1 performance levels be significantly less power consuming compared to an M1? If not, there is no point. Is 5-10% power saving enough to make a new board to fit the larger M2?
I'm wondering if Apple Silicon isn't extremely good performance-wise and thermal-wise, mainly because TSMC's technology is way ahead Intel ?
Is Apple's architecture really that much better than x86 in the end ?
Can Apple squeeze in Macs with M2 Pro, M2 Max, M2 Ultra until M3 launch throughout 2023 or will it ditch some of these M2 versions?
And I was joking.I was talking about atoms and molecules.
If they want smaller chips they’ll need to find a new material to replace the actual one/s.
Right.And I was joking.
I want to bring just one charger brick and cable when I travel.You're in luck for next year, since the iPhone is said to go USB-C then.
But why in the world would you need USB-C on a Watch?!? You planning on hooking up an SSD to it or something? 🤨
That’s why A17 is rumoured to be using N3E and not N3.Sounds like TSMC N3 has been canned.
https://fuse.wikichip.org/news/7048/n3e-replaces-n3-comes-in-many-flavors/
"The N3 node is weird. It is TSMC’s first 3-nanometer class process technology, but it won’t be the mainstream node everyone will utilize. In fact, it appears to be a one-off node that the company abandoned sometime prior to rollout. It looks as if TSMC engineers encounter some roadblocks along the way and decided to change things mid-way. We say all of this because TSMC moved on to a whole different node this year called “N3E” which we discuss below. Most of the messaging at the Technology Symposium was about N3E with the original N3 node getting just a brief pass-by mention. The big takeaway here is that N3E is a very different node from N3. While the nitty-gritty node details have not been disclosed, at a high-level it has different PPAs along with what the company claims are “very different” design rules intended to improve yield. The result of this is that N3E will not offer any direct migration path from N3, making N3 sort of a dead-end node for designers which is why TSMC expects most customers to utilize N3E instead. So why N3 exist at all? The easiest explanation is to satisfy customers’ commitment to those early technology adopters. Long term, the initial N3 node will likely fade into obscurity."
Unfortunately, yes. This has been the case for very many years now.For someone who doesn't quite understand this, does that mean Apples Chips being 5nm aren't actually 5nm they're just some random arbitrary size but decide to call it 5nm?
Meaning that the release of 3nm in X years won't really mean 3nm, and again just a random figure when they decide they've upgraded their chipset?
But the "3NE" should better than "5N" from TSMC.Unfortunately, yes. This has been the case for very many years now.
Unfortunately, yes. This has been the case for very many years now.
Thanks dad.Right.
Next time you could put an /s at the end when it's anything but obvious it's sarcasm![]()
TSMC's N3 family of process technologies will consist of five nodes in total, all of which will support FinFlex. The lineup includes the original N3, set to enter high-volume manufacturing (HVM) later this year, with the first chips set to be delivered in 2023; N3E with performance-per-watt and process window improvements; N3P with additional performance enhancements; N3S with increased transistor density, and N3X with support for increased voltages, enhanced power deliver; and augmented clock rate potential for ultra-high-performance applications.
No. N3 and N5 are very different processes, with N3 being much denser.Wow, so in essence, people rambling on about the new 3nm process being XX faster than the current 5nm.
They could be built exactly the same, however significantly faster that would warrant calling it an 'architectural upgrade'
That's actually wild.
It's actually quite dumb. At some point, we'll get into stacking, and then a new naming convention will arise.Wow, so in essence, people rambling on about the new 3nm process being XX faster than the current 5nm.
They could be built exactly the same, however significantly faster that would warrant calling it an 'architectural upgrade'
That's actually wild.